This is the final project of "Digital Logic Design", course of "Computer Science Engineering" held at Politecnico di Milano (2021/2022).
Professor: Gianluca Palermo
Final Grade: 30/30 cum laude
Here you can find a brief explanation of how my implementation works.
The rules are specified in the specs file you can find here.