{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":394449678,"defaultBranch":"main","name":"mlir-extensions","ownerLogin":"intel","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2021-08-09T21:57:01.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/17888862?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1726786860.0","currentOid":""},"activityList":{"items":[{"before":"88a67b10863aa3b2fb414824fe92a6841b534736","after":"83f5c05c51792ba8f80171a5d9c15f0078908f1b","ref":"refs/heads/main","pushedAt":"2024-09-20T14:56:07.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"chencha3","name":"Chao Chen","path":"/chencha3","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/116223022?s=80&v=4"},"commit":{"message":"Blocking: use register size to compute subgroup size. (#885)","shortMessageHtmlLink":"Blocking: use register size to compute subgroup size. (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2537377423\" data-permission-text=\"Title is private\" data-url=\"https://github.com/intel/mlir-extensions/issues/885\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/intel/mlir-extensions/pull/885/hovercard\" href=\"https://github.com/intel/mlir-extensions/pull/885\">#885</a>)"}},{"before":"bdf45bb90121842408e91c03ab17b6df05c5f897","after":"88a67b10863aa3b2fb414824fe92a6841b534736","ref":"refs/heads/main","pushedAt":"2024-09-20T00:34:34.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"nbpatel","name":"Nishant Patel","path":"/nbpatel","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22088168?s=80&v=4"},"commit":{"message":"Add load+transpose analysis and add vector.transpose pattern (#886)\n\nAdd load+transpose analysis and add vector.transpose pattern in WgToSg transformation pass","shortMessageHtmlLink":"Add load+transpose analysis and add vector.transpose pattern (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2537497739\" data-permission-text=\"Title is private\" data-url=\"https://github.com/intel/mlir-extensions/issues/886\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/intel/mlir-extensions/pull/886/hovercard\" href=\"https://github.com/intel/mlir-extensions/pull/886\">#886</a>)"}},{"before":"8ca8ac0c8976d45b8a4d9a02c8371f2336aedbfb","after":"ce2436c7e78cd570d01bd6e04e7fec7cc5235a4c","ref":"refs/heads/nishant_wgAnalysisPass_for_upstream","pushedAt":"2024-09-19T23:03:53.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"nbpatel","name":"Nishant Patel","path":"/nbpatel","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22088168?s=80&v=4"},"commit":{"message":"Add load+transpose analysis and add vector.transpose pattern in WgToSg transformation pass","shortMessageHtmlLink":"Add load+transpose analysis and add vector.transpose pattern in WgToS…"}},{"before":null,"after":"8ca8ac0c8976d45b8a4d9a02c8371f2336aedbfb","ref":"refs/heads/nishant_wgAnalysisPass_for_upstream","pushedAt":"2024-09-19T23:01:00.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"nbpatel","name":"Nishant Patel","path":"/nbpatel","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22088168?s=80&v=4"},"commit":{"message":"Add load+transpose analysis and add vector.transpose pattern in WgToSg transformation pass","shortMessageHtmlLink":"Add load+transpose analysis and add vector.transpose pattern in WgToS…"}},{"before":"8a14ca1ac4c64af04b470fa725d6b31d98cf3a9a","after":null,"ref":"refs/heads/refine_create_tdesc_for_upstream","pushedAt":"2024-09-19T23:00:27.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"chencha3","name":"Chao Chen","path":"/chencha3","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/116223022?s=80&v=4"}},{"before":"f36a7130a573637a4371b52cdc90c5c4f99b05ce","after":"bdf45bb90121842408e91c03ab17b6df05c5f897","ref":"refs/heads/main","pushedAt":"2024-09-19T23:00:21.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"chencha3","name":"Chao Chen","path":"/chencha3","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/116223022?s=80&v=4"},"commit":{"message":"Align the interface of CreateDescOp and UpdateOffsetOp to the upstream definition (#884)","shortMessageHtmlLink":"Align the interface of CreateDescOp and UpdateOffsetOp to the upstrea…"}},{"before":"1c945d4c2139d23bbe53c98bbd7647bd300af8d4","after":null,"ref":"refs/heads/nishant_wgAnalysisPass","pushedAt":"2024-09-19T22:06:09.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"nbpatel","name":"Nishant Patel","path":"/nbpatel","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22088168?s=80&v=4"}},{"before":null,"after":"1c945d4c2139d23bbe53c98bbd7647bd300af8d4","ref":"refs/heads/nishant_wgAnalysisPass","pushedAt":"2024-09-19T22:05:45.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"nbpatel","name":"Nishant Patel","path":"/nbpatel","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22088168?s=80&v=4"},"commit":{"message":"Add load+transpose analysis and add vector.transpose pattern","shortMessageHtmlLink":"Add load+transpose analysis and add vector.transpose pattern"}},{"before":null,"after":"8a14ca1ac4c64af04b470fa725d6b31d98cf3a9a","ref":"refs/heads/refine_create_tdesc_for_upstream","pushedAt":"2024-09-19T20:43:52.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"chencha3","name":"Chao Chen","path":"/chencha3","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/116223022?s=80&v=4"},"commit":{"message":"Align the interface of CreateDescOp and\nUpdateOffsetOp to the upstream definition","shortMessageHtmlLink":"Align the interface of CreateDescOp and"}},{"before":"71a2a07a78c9c086c898892d0216df593c12e453","after":"f36a7130a573637a4371b52cdc90c5c4f99b05ce","ref":"refs/heads/main","pushedAt":"2024-09-19T12:50:51.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"Garra1980","name":"Igor Zamyatin","path":"/Garra1980","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/25365940?s=80&v=4"},"commit":{"message":"Support GEMM with f16 output. (#883)\n\nWith respect to the intrinsic that outputs f32, the change consists in\r\nencoding the result type (i.e., from f32 to f16). The full name of the\r\nintrinsic is: llvm.genx.dpas2.v128f16.v128i32.v64i32\r\n\r\nAdding the parameter keepF16 to encodeVectorType allowed to keep the\r\nsame behavior for the existing use cases.\r\n\r\nNote: the enforceInteger parameter works only for F32 use cases.\r\nThere are ops that use float encoding for f32 and int encoding for f16.\r\nFor example, see below v128f32 vs v64i32:\r\n\r\nxegpu.load_nd %4  : !xegpu.tensor_desc<8x16xf32> -> vector<8x16xf32>\r\ngenerates\r\nllvm.genx.raw.send2.v128f32.i1.v8i32\r\n\r\nvs.\r\n\r\nxegpu.load_nd %7 : !xegpu.tensor_desc<8x16xf16> -> vector<8x16xf16>\r\ngenerates\r\nllvm.genx.raw.send2.v64i32.i1.v8i32","shortMessageHtmlLink":"Support GEMM with f16 output. (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2534944831\" data-permission-text=\"Title is private\" data-url=\"https://github.com/intel/mlir-extensions/issues/883\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/intel/mlir-extensions/pull/883/hovercard\" href=\"https://github.com/intel/mlir-extensions/pull/883\">#883</a>)"}},{"before":"ccd6e58582f0e377ee9a06bf054110d84b15d174","after":"71a2a07a78c9c086c898892d0216df593c12e453","ref":"refs/heads/main","pushedAt":"2024-09-18T21:41:11.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"Garra1980","name":"Igor Zamyatin","path":"/Garra1980","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/25365940?s=80&v=4"},"commit":{"message":"Reduce shape of some tests to decrease testing time (#882)","shortMessageHtmlLink":"Reduce shape of some tests to decrease testing time (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2534713458\" data-permission-text=\"Title is private\" data-url=\"https://github.com/intel/mlir-extensions/issues/882\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/intel/mlir-extensions/pull/882/hovercard\" href=\"https://github.com/intel/mlir-extensions/pull/882\">#882</a>)"}},{"before":null,"after":"a9f5395f7a23df33dbe6a5491e2f73784871d56b","ref":"refs/heads/reduce_xetile_tests_for_upstream","pushedAt":"2024-09-18T20:54:12.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"Garra1980","name":"Igor Zamyatin","path":"/Garra1980","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/25365940?s=80&v=4"},"commit":{"message":"Reduce shape of some tests to decrease testing time","shortMessageHtmlLink":"Reduce shape of some tests to decrease testing time"}},{"before":"76ba86de882c596e16c70046d0b4d0bd36ebd431","after":"ccd6e58582f0e377ee9a06bf054110d84b15d174","ref":"refs/heads/main","pushedAt":"2024-09-18T17:56:10.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"Garra1980","name":"Igor Zamyatin","path":"/Garra1980","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/25365940?s=80&v=4"},"commit":{"message":"separate prefetch and load configs (#881)","shortMessageHtmlLink":"separate prefetch and load configs (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2532655811\" data-permission-text=\"Title is private\" data-url=\"https://github.com/intel/mlir-extensions/issues/881\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/intel/mlir-extensions/pull/881/hovercard\" href=\"https://github.com/intel/mlir-extensions/pull/881\">#881</a>)"}},{"before":"73c84dceeda6d90dc6fda33c343c41f0ced4ba90","after":"76ba86de882c596e16c70046d0b4d0bd36ebd431","ref":"refs/heads/main","pushedAt":"2024-09-17T21:38:25.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"chencha3","name":"Chao Chen","path":"/chencha3","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/116223022?s=80&v=4"},"commit":{"message":"Improve the dynamic check for legal ops for blocking pass (#880)","shortMessageHtmlLink":"Improve the dynamic check for legal ops for blocking pass (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2532185127\" data-permission-text=\"Title is private\" data-url=\"https://github.com/intel/mlir-extensions/issues/880\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/intel/mlir-extensions/pull/880/hovercard\" href=\"https://github.com/intel/mlir-extensions/pull/880\">#880</a>)"}},{"before":null,"after":"fe0e8b611acd3f219f03ac8ef9da4a7c7fd65f03","ref":"refs/heads/update_tile_fixing_for_upstream","pushedAt":"2024-09-17T21:23:08.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"chencha3","name":"Chao Chen","path":"/chencha3","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/116223022?s=80&v=4"},"commit":{"message":"Improve the dynamic check for legal ops for blocking pass","shortMessageHtmlLink":"Improve the dynamic check for legal ops for blocking pass"}},{"before":"ffbbbb5b5b69e875a83bc77f9d3ec05914baaa7b","after":null,"ref":"refs/heads/xegpu-vc-slm_for_upstream","pushedAt":"2024-09-17T20:57:13.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"chencha3","name":"Chao Chen","path":"/chencha3","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/116223022?s=80&v=4"}},{"before":"692a7797d8fa04d33175c59edbae370885f3f2e9","after":null,"ref":"refs/heads/add_create_mask_for_upstream","pushedAt":"2024-09-17T15:12:54.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"chencha3","name":"Chao Chen","path":"/chencha3","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/116223022?s=80&v=4"}},{"before":"42b5c9c3a96ed65ecd52da73ad6c814364da5ff1","after":"73c84dceeda6d90dc6fda33c343c41f0ced4ba90","ref":"refs/heads/main","pushedAt":"2024-09-17T15:12:50.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"chencha3","name":"Chao Chen","path":"/chencha3","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/116223022?s=80&v=4"},"commit":{"message":"[XeTile-Blocking] Migrate the pattern for create_mask to new blocking pass (#879)","shortMessageHtmlLink":"[XeTile-Blocking] Migrate the pattern for create_mask to new blocking…"}},{"before":"d6932364b5dce44ea9f17cf575abc00f925f5368","after":"42b5c9c3a96ed65ecd52da73ad6c814364da5ff1","ref":"refs/heads/main","pushedAt":"2024-09-17T13:37:35.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"chencha3","name":"Chao Chen","path":"/chencha3","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/116223022?s=80&v=4"},"commit":{"message":"[XeGPUToVC] Switch to 2d.ugm.desc intrinsics for 2D block load/store and lsc.load/store for loadgather/storescatter (#878)\n\n- switch to lsc.load/store.2d.ugm.desc intrinsics for 2D block load/store\r\n- Use lsc.load/store.stateless intrinsics for 1D block load/store.\r\n- Use lsc.load/store.stateless intrinsics for load_gather/store_scatter.\r\n- Enable SLM support for 1D block load/store and\r\n  load_gather/store_scattter, using lsc.load/store.slm intrinsics.\r\n- Added end-to-end tests for each case.","shortMessageHtmlLink":"[XeGPUToVC] Switch to 2d.ugm.desc intrinsics for 2D block load/store …"}},{"before":null,"after":"692a7797d8fa04d33175c59edbae370885f3f2e9","ref":"refs/heads/add_create_mask_for_upstream","pushedAt":"2024-09-17T00:36:23.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"chencha3","name":"Chao Chen","path":"/chencha3","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/116223022?s=80&v=4"},"commit":{"message":"migrate create_mask to new blocking pass","shortMessageHtmlLink":"migrate create_mask to new blocking pass"}},{"before":null,"after":"ffbbbb5b5b69e875a83bc77f9d3ec05914baaa7b","ref":"refs/heads/xegpu-vc-slm_for_upstream","pushedAt":"2024-09-17T00:31:39.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"chencha3","name":"Chao Chen","path":"/chencha3","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/116223022?s=80&v=4"},"commit":{"message":"Refactor XeGPUToVC pass\n- switch to lsc.load/store.2d.ugm.desc intrinsics for 2D block load/store\n- Use lsc.load/store.stateless intrinsics for 1D block load/store.\n- Use lsc.load/store.stateless intrinsics for load_gather/store_scatter.\n- Enable SLM support for 1D block load/store and\n  load_gather/store_scattter, using lsc.load/store.slm intrinsics.\n- Added end-to-end tests for each cases.","shortMessageHtmlLink":"Refactor XeGPUToVC pass"}},{"before":"3ffa8bfdd6f6ab410efaed5d595b189266979078","after":"d6932364b5dce44ea9f17cf575abc00f925f5368","ref":"refs/heads/main","pushedAt":"2024-09-13T15:15:24.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"Garra1980","name":"Igor Zamyatin","path":"/Garra1980","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/25365940?s=80&v=4"},"commit":{"message":"Elementwise inner-block size (#876)\n\nCompute the inner-block size of elementwise ops based on the register size.","shortMessageHtmlLink":"Elementwise inner-block size (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2525044789\" data-permission-text=\"Title is private\" data-url=\"https://github.com/intel/mlir-extensions/issues/876\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/intel/mlir-extensions/pull/876/hovercard\" href=\"https://github.com/intel/mlir-extensions/pull/876\">#876</a>)"}},{"before":"b42e84e38ffb5a352a349980727e44c3de93b80e","after":null,"ref":"refs/heads/refine-xegpu-rfc_for_upstream","pushedAt":"2024-09-12T19:38:33.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"chencha3","name":"Chao Chen","path":"/chencha3","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/116223022?s=80&v=4"}},{"before":"c28dab2c0e13e6e077966a2d3da4dabb9833f698","after":"3ffa8bfdd6f6ab410efaed5d595b189266979078","ref":"refs/heads/main","pushedAt":"2024-09-12T19:38:24.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"chencha3","name":"Chao Chen","path":"/chencha3","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/116223022?s=80&v=4"},"commit":{"message":"update xegpu rfc to match the implementation details (#875)","shortMessageHtmlLink":"update xegpu rfc to match the implementation details (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2523148773\" data-permission-text=\"Title is private\" data-url=\"https://github.com/intel/mlir-extensions/issues/875\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/intel/mlir-extensions/pull/875/hovercard\" href=\"https://github.com/intel/mlir-extensions/pull/875\">#875</a>)"}},{"before":null,"after":"b42e84e38ffb5a352a349980727e44c3de93b80e","ref":"refs/heads/refine-xegpu-rfc_for_upstream","pushedAt":"2024-09-12T19:09:42.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"chencha3","name":"Chao Chen","path":"/chencha3","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/116223022?s=80&v=4"},"commit":{"message":"update xegpu rfc to match the implementation details","shortMessageHtmlLink":"update xegpu rfc to match the implementation details"}},{"before":"d9e0bffe087fcb3aded17b9f2e2d0fb292de4faa","after":"c28dab2c0e13e6e077966a2d3da4dabb9833f698","ref":"refs/heads/main","pushedAt":"2024-09-11T18:25:53.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"mshahneo","name":"Md Abdullah Shahneous Bari","path":"/mshahneo","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/98356296?s=80&v=4"},"commit":{"message":"[transform][bf16] Enable bf16 emulation only for non-native bf16 ops. (#874)\n\n[transform][bf16] Enable bf16 emulation only for non-native bf16 ops.\r\n\r\nEmulate bf16 ops by extending them to f32 and truncate the result back to\r\nbf16 whose SPIR-V counterpart is not natively supported.","shortMessageHtmlLink":"[transform][bf16] Enable bf16 emulation only for non-native bf16 ops. (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2520073413\" data-permission-text=\"Title is private\" data-url=\"https://github.com/intel/mlir-extensions/issues/874\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/intel/mlir-extensions/pull/874/hovercard\" href=\"https://github.com/intel/mlir-extensions/pull/874\">…</a>"}},{"before":"3330b18e6c43432d1a0cc356cc72a5159f68579b","after":"d9e0bffe087fcb3aded17b9f2e2d0fb292de4faa","ref":"refs/heads/main","pushedAt":"2024-09-11T13:55:24.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"Garra1980","name":"Igor Zamyatin","path":"/Garra1980","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/25365940?s=80&v=4"},"commit":{"message":"[GPU] Allow passing 'clientAPI' arg using public API (#873)","shortMessageHtmlLink":"[GPU] Allow passing 'clientAPI' arg using public API (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2519416908\" data-permission-text=\"Title is private\" data-url=\"https://github.com/intel/mlir-extensions/issues/873\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/intel/mlir-extensions/pull/873/hovercard\" href=\"https://github.com/intel/mlir-extensions/pull/873\">#873</a>)"}},{"before":null,"after":"b7f6a28ac4198327b6b8976b092d9a1476491a74","ref":"refs/heads/client_api_args_for_upstream","pushedAt":"2024-09-11T11:00:52.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"dchigarev","name":"Dmitry Chigarev","path":"/dchigarev","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/62142979?s=80&v=4"},"commit":{"message":"Squashed commit of the following:\n\ncommit db3c9dc0a247708c74830b2ce6fda1223d5245a2\nAuthor: dchigarev <dmitry.chigarev@intel.com>\nDate:   Tue Sep 10 16:16:37 2024 +0000\n\n    [GPU] Allow passing 'clientAPI' arg using public API\n\n    Signed-off-by: dchigarev <dmitry.chigarev@intel.com>","shortMessageHtmlLink":"Squashed commit of the following:"}},{"before":"ac2290392cc0458cf87f3d2ef8bae06759b116b2","after":"6c2e414a953b9a118bce6adac21cf9d42630e674","ref":"refs/heads/gc-staging","pushedAt":"2024-09-11T08:02:06.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"dchigarev","name":"Dmitry Chigarev","path":"/dchigarev","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/62142979?s=80&v=4"},"commit":{"message":"Update interface of 'visitOperation' to align with new llvm\n\nSigned-off-by: dchigarev <dmitry.chigarev@intel.com>","shortMessageHtmlLink":"Update interface of 'visitOperation' to align with new llvm"}},{"before":"f65fc95ef0ca66088b719e6356fd901b75e4ecbe","after":"ac2290392cc0458cf87f3d2ef8bae06759b116b2","ref":"refs/heads/gc-staging","pushedAt":"2024-09-11T07:39:05.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"dchigarev","name":"Dmitry Chigarev","path":"/dchigarev","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/62142979?s=80&v=4"},"commit":{"message":"Fix double deallocs\n\nSigned-off-by: dchigarev <dmitry.chigarev@intel.com>","shortMessageHtmlLink":"Fix double deallocs"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"Y3Vyc29yOnYyOpK7MjAyNC0wOS0yMFQxNDo1NjowNy4wMDAwMDBazwAAAAS8Fhcn","startCursor":"Y3Vyc29yOnYyOpK7MjAyNC0wOS0yMFQxNDo1NjowNy4wMDAwMDBazwAAAAS8Fhcn","endCursor":"Y3Vyc29yOnYyOpK7MjAyNC0wOS0xMVQwNzozOTowNS4wMDAwMDBazwAAAASy4-rv"}},"title":"Activity · intel/mlir-extensions"}