{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":407283519,"defaultBranch":"main","name":"nix-litex","ownerLogin":"lschuermann","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2021-09-16T19:03:29.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/5341193?v=4","public":true,"private":false,"isOrgOwned":false},"refInfo":{"name":"","listCacheKey":"v0:1660080902.2417731","currentOid":""},"activityList":{"items":[{"before":"e2aa1b678c0aecc4dd05f57b0f8ffa187644dacd","after":"82986dd2505c683b5db7e9cba2418f77fe1e0546","ref":"refs/heads/lschuermann-ci-staging","pushedAt":"2024-01-10T12:59:37.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"lschuermann","name":"Leon Schuermann","path":"/lschuermann","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5341193?s=80&v=4"},"commit":{"message":"pkgs/cpu-vexriscv: don't error when source has no Verilog files\n\nDownstream users such as tock-litex may patch the `src` attribute of\nthis derivation, and point to a customized repository which does not\ncontain any pre-built CPU HDL files yet. Use the `-f` flag to avoid\nhaving `rm` error when it is invoked without any files to delete.\n\nSigned-off-by: Leon Schuermann ","shortMessageHtmlLink":"pkgs/cpu-vexriscv: don't error when source has no Verilog files"}},{"before":"e16a0b4940289e43ec02af2bcaf40e1b0ddedc32","after":"e2aa1b678c0aecc4dd05f57b0f8ffa187644dacd","ref":"refs/heads/lschuermann-ci-staging","pushedAt":"2024-01-10T12:58:51.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"lschuermann","name":"Leon Schuermann","path":"/lschuermann","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5341193?s=80&v=4"},"commit":{"message":"pkgs/cpu-vexriscv: don't error when source has no Verilog files\n\nDownstream users such as tock-litex may patch the `src` attribute of\nthis derivation, and point to a customized repository which does not\ncontain any pre-built CPU HDL files yet. Use the `-f` flag to avoid\nhaving `rm` error when it is invoked without any files to delete.\n\nSigned-off-by: Leon Schuermann ","shortMessageHtmlLink":"pkgs/cpu-vexriscv: don't error when source has no Verilog files"}},{"before":"fa01d25d2fa2dcf61bc4113b623ae28534916f09","after":"e16a0b4940289e43ec02af2bcaf40e1b0ddedc32","ref":"refs/heads/lschuermann-ci-staging","pushedAt":"2024-01-10T12:57:45.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"lschuermann","name":"Leon Schuermann","path":"/lschuermann","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5341193?s=80&v=4"},"commit":{"message":"pkgs/cpu-vexriscv: don't error when source has no Verilog files\n\nDownstream users such as tock-litex may patch the `src` attribute of\nthis derivation, and point to a customized repository which does not\ncontain any pre-built CPU HDL files yet. Use the `-f` flag to avoid\nhaving `rm` error when it is invoked without any files to delete.\n\nSigned-off-by: Leon Schuermann ","shortMessageHtmlLink":"pkgs/cpu-vexriscv: don't error when source has no Verilog files"}},{"before":"383723040661ef8892b934b97a78169dcf0613a8","after":"45d2fc928ba70dc1bb95aa77387497fae8512c78","ref":"refs/heads/lschuermann-ci-staging2","pushedAt":"2023-04-04T13:12:51.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"lschuermann","name":"Leon Schuermann","path":"/lschuermann","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5341193?s=80&v=4"},"commit":{"message":"Fix compatibility with pure evaluation\n\nPass the system used by the default `pkgs` when importing\n`sbtPinnedNixpkgs` to avoid a `builtins.currentSystem` invocation which is\nincompatible with pure evaluation such as used by flakes.\n\nSigned-off-by: Thomas Watson \nSigned-off-by: Leon Schuermann ","shortMessageHtmlLink":"Fix compatibility with pure evaluation"}},{"before":"57170a2fcf55ea82b270f5492aae381c940e59c1","after":"383723040661ef8892b934b97a78169dcf0613a8","ref":"refs/heads/lschuermann-ci-staging2","pushedAt":"2023-03-22T19:45:26.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"lschuermann","name":"Leon Schuermann","path":"/lschuermann","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5341193?s=80&v=4"},"commit":{"message":"Merge patchset \"Fix and update package set, prepare for Hydra CI\"\n\nProposed by Leon Schuermann through\nid:20230228204026.3104948-1-leon@is.currently.online.\n\nThis patch set implements various fixes and updates around the\nnix-litex package set. It fixes a major issue where, due to upstream\nchanges in Nixpkgs, \"checkInputs\" needs to be switched to\n\"nativeCheckInputs\" on >= 23.05.\n\nSigned-off-by: Leon Schuermann ","shortMessageHtmlLink":"Merge patchset \"Fix and update package set, prepare for Hydra CI\""}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAD3EanmwA","startCursor":null,"endCursor":null}},"title":"Activity ยท lschuermann/nix-litex"}