Skip to content
This repository has been archived by the owner on Aug 12, 2022. It is now read-only.

Address space of an SoC using A2I core #52

Open
Grubby-CPU opened this issue Jun 29, 2022 · 2 comments
Open

Address space of an SoC using A2I core #52

Grubby-CPU opened this issue Jun 29, 2022 · 2 comments

Comments

@Grubby-CPU
Copy link

Hi,
I am curious about the memory address space of an SoC such as Blue Gene/Q using the A2I core. Besides this, I also tried to search the address space of the powerPC and power-series server but also did not find any useful information. Any recommended references?

@openpowerwtf
Copy link
Collaborator

What do you mean by 'address space'? Do you mean address translation, or how software uses the memory space?

@Grubby-CPU
Copy link
Author

I mean in Power servers, which memory space is assigned to DDR and which memory space is assigned to I/O devices. For example, 0 - 2GB is assigned to I/O, 2GB-4GB is assigned to DRAM, 4GB-16GB is reserved and 16GB-32 GB is assigned to I/O and so on. Any public references?

Sign up for free to subscribe to this conversation on GitHub. Already have an account? Sign in.
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants