{"payload":{"pageCount":2,"repositories":[{"type":"Public","name":"TGC-VP","owner":"Minres","isFork":false,"description":"The Scale4Edge ecosystem VP","allTopics":["c-plus-plus","systemc","c-plusplus","riscv"],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":8,"forksCount":4,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-21T09:47:49.258Z"}},{"type":"Public","name":"TGC-ISS","owner":"Minres","isFork":false,"description":"This is a mirror of the TGC-ISS","allTopics":["systemc","risc-v","virtual-platform"],"primaryLanguage":{"name":"CMake","color":"#DA3434"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-21T09:25:06.718Z"}},{"type":"Public","name":"DBT-RISE-RISCV","owner":"Minres","isFork":false,"description":"An instruction set simulator based on DBT-RISE implementing the RISC-V ISA","allTopics":["llvm","dbt","systemc","risc-v","iss"],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":1,"starsCount":33,"forksCount":15,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,3,4,0,0,1,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-06T05:10:15.291Z"}},{"type":"Public","name":"RISCV-VP","owner":"Minres","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"Apache License 2.0","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,1,3,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-28T16:29:36.784Z"}},{"type":"Public","name":"SystemC-Components","owner":"Minres","isFork":false,"description":"A SystemC productivity library: https://minres.github.io/SystemC-Components/","allTopics":["c-plus-plus","systemc","c-plusplus"],"primaryLanguage":{"name":"JavaScript","color":"#f1e05a"},"pullRequestCount":0,"issueCount":8,"starsCount":85,"forksCount":24,"license":"Apache License 2.0","participation":[7,6,2,11,10,16,9,1,15,4,4,4,16,0,3,11,0,3,10,6,0,1,0,3,1,1,2,5,5,10,1,5,12,1,3,2,5,6,2,0,10,12,4,2,2,8,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-27T11:39:35.866Z"}},{"type":"Public","name":"tracy","owner":"Minres","isFork":true,"description":"Frame profiler","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":645,"license":"Other","participation":[2,5,11,16,10,5,7,20,17,8,8,18,18,12,23,3,0,6,0,6,11,3,16,2,39,45,36,2,0,7,0,4,30,2,20,26,36,23,7,0,9,10,18,6,1,24,1,5,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-22T15:11:51.575Z"}},{"type":"Public","name":"DBT-RISE-Core","owner":"Minres","isFork":false,"description":"DBT-RISE - A versatile Dynamic Binary Translation (DBT) based environment to implement instruction set simulator (ISS)","allTopics":["c-plus-plus","cplusplus","iss","dbt","llvm"],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":1,"starsCount":9,"forksCount":3,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":[4,0,0,2,7,1,4,0,2,3,0,0,0,0,0,0,0,0,0,0,1,1,0,2,1,2,1,0,0,0,0,1,4,2,0,2,1,0,2,4,6,6,6,10,1,3,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-21T10:09:05.899Z"}},{"type":"Public","name":"RISCV_ISA_CoreDSL","owner":"Minres","isFork":false,"description":"CoreDSL descriptions of the RISC-V ISA","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":3,"starsCount":4,"forksCount":11,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-17T16:05:07.137Z"}},{"type":"Public","name":"crave","owner":"Minres","isFork":true,"description":"Constrained RAndom Verification Enviroment (CRAVE)","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":7,"license":"Apache License 2.0","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-23T10:29:30.242Z"}},{"type":"Public","name":"LWTR4SC","owner":"Minres","isFork":false,"description":"Lightweight transaction recording for SystemC","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":5,"forksCount":0,"license":"Apache License 2.0","participation":[0,0,0,0,0,1,1,0,3,0,1,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,3,2,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-11T05:09:56.319Z"}},{"type":"Public","name":"conan-center-index","owner":"Minres","isFork":true,"description":"Recipes for the ConanCenter repository","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1725,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-05T05:53:43.448Z"}},{"type":"Public","name":"pyucis","owner":"Minres","isFork":true,"description":"Python API to Unified Coverage Interoperability Standard (UCIS) Data","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":1,"issueCount":0,"starsCount":0,"forksCount":9,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-29T10:31:09.370Z"}},{"type":"Public","name":"PySysC","owner":"Minres","isFork":true,"description":"Public repository for the SC Common Practices Subgroup","allTopics":["python-3","systemc"],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":8,"forksCount":6,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-16T13:30:34.908Z"}},{"type":"Public","name":"conan-recipes","owner":"Minres","isFork":false,"description":"A bunch of conan recipes to package C++ libraries","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":1,"starsCount":2,"forksCount":2,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-25T12:38:37.088Z"}},{"type":"Public","name":"NaxRiscv","owner":"Minres","isFork":true,"description":"","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":39,"license":"MIT License","participation":[0,3,12,8,36,12,4,6,0,0,0,0,1,0,1,1,7,0,6,11,4,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-04T11:21:07.438Z"}},{"type":"Public","name":"CoreDSL","owner":"Minres","isFork":false,"description":"Xtext project to parse CoreDSL files","allTopics":[],"primaryLanguage":{"name":"Xtend","color":"#24255d"},"pullRequestCount":1,"issueCount":20,"starsCount":16,"forksCount":3,"license":"Apache License 2.0","participation":[0,0,0,0,0,0,6,2,0,6,1,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-19T15:12:58.247Z"}},{"type":"Public","name":"SCViewer","owner":"Minres","isFork":false,"description":"Online documentation can be found at https://minres.github.io/SCViewer/","allTopics":[],"primaryLanguage":{"name":"Java","color":"#b07219"},"pullRequestCount":0,"issueCount":1,"starsCount":12,"forksCount":1,"license":"Eclipse Public License 1.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-11T12:01:29.747Z"}},{"type":"Public","name":"RDL-Editor","owner":"Minres","isFork":false,"description":"A Xtext based SystemRDL editor with syntax highlighting and context sensitive help","allTopics":["xtext","systemrdl"],"primaryLanguage":{"name":"Java","color":"#b07219"},"pullRequestCount":0,"issueCount":2,"starsCount":11,"forksCount":0,"license":"Eclipse Public License 1.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-09T16:54:53.505Z"}},{"type":"Public","name":"HIFIVE1-VP","owner":"Minres","isFork":false,"description":"A Virtual platform using DBT-RISE-RISCV capable of running unmodified FreeRTOS","allTopics":["llvm","iss","dbt","systemc","risc-v","virtual-platform"],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":2,"starsCount":10,"forksCount":5,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-01-30T19:26:10.942Z"}},{"type":"Public","name":"mlonmcu","owner":"Minres","isFork":true,"description":"Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends ","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":12,"license":"Apache License 2.0","participation":[0,0,4,8,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-01-16T11:35:54.660Z"}},{"type":"Public","name":"mlonmcu-sw","owner":"Minres","isFork":true,"description":"Target software library (MLIF, Machine Learning Interface) used by the MLonMCU python package","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":3,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-01-16T11:30:11.535Z"}},{"type":"Public","name":"SpinalHDL","owner":"Minres","isFork":true,"description":"Scala based HDL","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":315,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-01-14T07:31:33.241Z"}},{"type":"Public","name":"fc4sc-accellera","owner":"Minres","isFork":true,"description":"Functional Coverage for SystemC (FC4SC) library which provides mechanisms for functional coverage definition, collection and reporting.","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":3,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-11-07T10:27:23.475Z"}},{"type":"Public","name":"pyucis-viewer","owner":"Minres","isFork":true,"description":"QT-based viewer for UCIS coverage data","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":2,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-11-05T16:55:57.732Z"}},{"type":"Public","name":"riscv-opcodes","owner":"Minres","isFork":true,"description":"RISC-V Opcodes","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":294,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":[8,0,3,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-10-26T09:11:00.164Z"}},{"type":"Public","name":"PeakRDL-svd","owner":"Minres","isFork":true,"description":"Import and export CMSIS-SVD register models","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":2,"license":null,"participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-06-01T15:06:34.742Z"}},{"type":"Public","name":"proteus","owner":"Minres","isFork":true,"description":"The SpinalHDL design of the Proteus core, an extensible RISC-V core.","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":9,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-05-17T08:40:47.204Z"}},{"type":"Public","name":"gdbwave","owner":"Minres","isFork":true,"description":"GDB server to debug CPU simulation waveform traces","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":4,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-05-01T11:58:59.408Z"}},{"type":"Public","name":"verilator","owner":"Minres","isFork":true,"description":"Verilator open-source SystemVerilog simulator and lint system","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":585,"license":"GNU Lesser General Public License v3.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-04-17T04:35:53.459Z"}},{"type":"Public","name":"riscv-arch-test","owner":"Minres","isFork":true,"description":"","allTopics":[],"primaryLanguage":{"name":"Assembly","color":"#6E4C13"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":191,"license":"Apache License 2.0","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-02-09T15:53:52.081Z"}}],"repositoryCount":44,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"Minres repositories"}