{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"tclwrapper","owner":"csail-csg","isFork":false,"description":"Python wrapper to interact with TCL command line interfaces","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":5,"forksCount":5,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-03-25T09:26:08.178Z"}},{"type":"Public","name":"pyverilator","owner":"csail-csg","isFork":false,"description":"Python wrapper for verilator model","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":5,"issueCount":8,"starsCount":76,"forksCount":33,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-10T16:10:06.417Z"}},{"type":"Public","name":"parsec","owner":"csail-csg","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":9,"forksCount":7,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-11-13T09:01:03.080Z"}},{"type":"Public","name":"recycle-bsv-lib","owner":"csail-csg","isFork":false,"description":"Collection of BSV packages.","allTopics":[],"primaryLanguage":{"name":"Bluespec","color":"#12223c"},"pullRequestCount":0,"issueCount":0,"starsCount":7,"forksCount":3,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-07-13T10:12:41.676Z"}},{"type":"Public","name":"riscy-OOO","owner":"csail-csg","isFork":false,"description":"RiscyOO: RISC-V Out-of-Order Processor","allTopics":[],"primaryLanguage":{"name":"Bluespec","color":"#12223c"},"pullRequestCount":0,"issueCount":3,"starsCount":148,"forksCount":27,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-07-03T10:54:49.815Z"}},{"type":"Public","name":"bluespecrepl","owner":"csail-csg","isFork":false,"description":"Python-based REPL interface for simulating and debugging Bluespec System Verilog","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":0,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-12-04T20:51:02.323Z"}},{"type":"Public","name":"RiscyOO_design_doc","owner":"csail-csg","isFork":true,"description":"Design document for RiscyOO processor","allTopics":[],"primaryLanguage":{"name":"TeX","color":"#3D6117"},"pullRequestCount":0,"issueCount":0,"starsCount":4,"forksCount":8,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-06-10T20:18:47.626Z"}},{"type":"Public","name":"gapbs","owner":"csail-csg","isFork":true,"description":"GAP Benchmark Suite","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":132,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-06-10T00:46:11.345Z"}},{"type":"Public","name":"aws-fpga","owner":"csail-csg","isFork":true,"description":"Official repository of the AWS EC2 FPGA Hardware and Software Development Kit","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":513,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-04-16T15:34:21.986Z"}},{"type":"Public","name":"coherence","owner":"csail-csg","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Bluespec","color":"#12223c"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":1,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-04-08T23:03:49.871Z"}},{"type":"Public","name":"riscy","owner":"csail-csg","isFork":false,"description":"Riscy Processors - Open-Sourced RISC-V Processors","allTopics":["riscv"],"primaryLanguage":{"name":"Bluespec","color":"#12223c"},"pullRequestCount":0,"issueCount":1,"starsCount":72,"forksCount":13,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-04-04T20:37:36.497Z"}},{"type":"Public","name":"riscv-isa-sim","owner":"csail-csg","isFork":true,"description":"Spike, a RISC-V ISA Simulator","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":832,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-03-01T21:57:09.870Z"}},{"type":"Public","name":"riscv-linux","owner":"csail-csg","isFork":true,"description":"RISC-V Linux Port","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":205,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-03-01T05:04:35.509Z"}},{"type":"Public","name":"connectal","owner":"csail-csg","isFork":true,"description":"Connectal is a framework for software-driven hardware development.","allTopics":[],"primaryLanguage":{"name":"Bluespec","color":"#12223c"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":46,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-01-09T06:19:38.517Z"}},{"type":"Public","name":"riscv-tests","owner":"csail-csg","isFork":true,"description":"","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":449,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2018-11-29T19:58:29.962Z"}},{"type":"Public","name":"fpgautils","owner":"csail-csg","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Bluespec","color":"#12223c"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":0,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2018-03-05T14:54:01.924Z"}},{"type":"Public","name":"riscv-fesvr","owner":"csail-csg","isFork":true,"description":"RISC-V Frontend Server","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":83,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2018-03-02T06:02:39.071Z"}},{"type":"Public","name":"riscv-test-env","owner":"csail-csg","isFork":true,"description":"","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":102,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2018-01-31T08:33:07.551Z"}},{"type":"Public","name":"riscv-pk","owner":"csail-csg","isFork":true,"description":"RISC-V Proxy Kernel","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":307,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2018-01-15T09:58:38.994Z"}},{"type":"Public","name":"fpgamake","owner":"csail-csg","isFork":true,"description":"Generates Makefiles to synthesize, place, and route verilog using Vivado","allTopics":[],"primaryLanguage":{"name":"Tcl","color":"#e4cc98"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":24,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2017-12-14T20:30:49.953Z"}},{"type":"Public","name":"riscv-meta","owner":"csail-csg","isFork":true,"description":"RISC-V Meta – a suite of tools that operate on RISC-V ISA (Instruction Set Architecture)","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":6,"forksCount":97,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2016-11-22T19:14:18.009Z"}},{"type":"Public","name":"riscv-tools","owner":"csail-csg","isFork":true,"description":"RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)","allTopics":[],"primaryLanguage":{"name":"Shell","color":"#89e051"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":446,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2016-07-22T21:19:07.337Z"}},{"type":"Public","name":"riscv-opcodes","owner":"csail-csg","isFork":true,"description":"RISC-V Opcodes","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":294,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2016-05-30T15:21:46.220Z"}}],"repositoryCount":23,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"csail-csg repositories"}