{"payload":{"pageCount":7,"repositories":[{"type":"Public","name":"ipm","owner":"efabless","isFork":false,"description":"Open-source IPs Package Manager (IPM)","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":1,"issueCount":5,"starsCount":13,"forksCount":2,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-12T14:52:29.507Z"}},{"type":"Public","name":"EF_I2S","owner":"efabless","isFork":false,"description":"Two-wire I2S synchronous serial interface, compatible with I2S specification.","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":1,"issueCount":5,"starsCount":0,"forksCount":0,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-12T14:51:46.463Z"}},{"type":"Public","name":"sky130_ak_ip__cmos_vref","owner":"efabless","isFork":true,"description":"All-CMOS voltage reference based on NMOS threshold voltage temperature compensation","allTopics":[],"primaryLanguage":{"name":"Shell","color":"#89e051"},"pullRequestCount":1,"issueCount":0,"starsCount":0,"forksCount":2,"license":"Apache License 2.0","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9,28,48,0,0,15,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-12T13:52:55.314Z"}},{"type":"Public","name":"sky130_vbl_ip__overvoltage","owner":"efabless","isFork":true,"description":"SKY130 Overvoltage Detector by Lucas Franck and William Orlato (Chipalooza challenge 2024)","allTopics":[],"primaryLanguage":null,"pullRequestCount":1,"issueCount":0,"starsCount":0,"forksCount":1,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-12T13:19:12.670Z"}},{"type":"Public","name":"sky130_od_ip__tempsensor","owner":"efabless","isFork":true,"description":"Temperature sensor design in sky130 technology by Or Dicker (Chipalooza challenge 2024) ","allTopics":[],"primaryLanguage":{"name":"SourcePawn","color":"#f69e1d"},"pullRequestCount":1,"issueCount":0,"starsCount":1,"forksCount":1,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-12T13:02:43.316Z"}},{"type":"Public","name":"sky130_icrg_ip__ulpcomp","owner":"efabless","isFork":true,"description":"Participating IP: ULP Comparator. Designed as part of Efabless latest Caravel design.","allTopics":[],"primaryLanguage":null,"pullRequestCount":1,"issueCount":0,"starsCount":2,"forksCount":2,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-12T12:46:48.025Z"}},{"type":"Public","name":"openlane-metrics","owner":"efabless","isFork":false,"description":"Repository to store metric results for OpenLane 2.0.0+","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":[0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-12T11:04:34.287Z"}},{"type":"Public","name":"openlane2","owner":"efabless","isFork":false,"description":"The next generation of OpenLane, rewritten from scratch with a modular architecture","allTopics":["flow","asic","eda","verilog","vlsi","pnr","silicon","lvs","flows","sta","gdsii","drc","pdk","openroad","openlane","sky130","gf180mcu","rtl-to-gds"],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":4,"issueCount":56,"starsCount":189,"forksCount":35,"license":"Apache License 2.0","participation":[7,2,3,3,4,9,7,4,6,7,3,2,9,3,6,2,4,5,6,4,2,3,4,9,7,5,5,6,7,1,4,3,3,2,3,5,2,2,3,0,1,2,2,1,2,2,2,1,0,1,0,2],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-12T10:38:02.139Z"}},{"type":"Public","name":"nix-eda","owner":"efabless","isFork":false,"description":"Nix derivations for EDA tools","allTopics":["nix","eda","electronic-design-automation","nix-flake"],"primaryLanguage":{"name":"Nix","color":"#7e7eff"},"pullRequestCount":0,"issueCount":0,"starsCount":5,"forksCount":2,"license":"Apache License 2.0","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,1,1,0,0,1,0,1,0,0,0,0,2,0,0,1,0,1],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-12T09:08:28.808Z"}},{"type":"Public","name":"sky130_ht_ip__hsxo_cpz1","owner":"efabless","isFork":true,"description":"High-speed (4-16MHz) crystal oscillator in sky130 by Tamas Hubai (Chipalooza challenge 2024)","allTopics":[],"primaryLanguage":null,"pullRequestCount":1,"issueCount":0,"starsCount":0,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-11T13:37:52.795Z"}},{"type":"Public","name":"sky130_cw_ip","owner":"efabless","isFork":true,"description":"Collection of IP blocks from Christoph Weiser","allTopics":[],"primaryLanguage":{"name":"SourcePawn","color":"#f69e1d"},"pullRequestCount":1,"issueCount":0,"starsCount":3,"forksCount":1,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-11T09:26:18.263Z"}},{"type":"Public","name":"sky130_be_ip__lsxo","owner":"efabless","isFork":true,"description":"Low-speed crystal oscillator IP for the SKY130 PDK by Brady Etz (Chipalooza challenge 2024)","allTopics":[],"primaryLanguage":{"name":"PLSQL","color":"#dad8d8"},"pullRequestCount":1,"issueCount":0,"starsCount":0,"forksCount":1,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-10T13:34:02.145Z"}},{"type":"Public","name":"MS_DMAC_AHBL","owner":"efabless","isFork":true,"description":"A Direct Memory Access Controller (DMAC) with AHB-lite bus interface","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":5,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-10T12:21:26.961Z"}},{"type":"Public","name":"openlane2-ci-designs","owner":"efabless","isFork":false,"description":"Continuous Integration Designs for OpenLane 2.0.0 or higher","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-10T11:18:40.084Z"}},{"type":"Public","name":"openlane2-step-unit-tests","owner":"efabless","isFork":false,"description":"Step-specific Unit Tests for OpenLane 2.0.0+","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-10T11:16:01.347Z"}},{"type":"Public","name":"usb_cdc_wrapper","owner":"efabless","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-09T13:21:16.945Z"}},{"type":"Public","name":"sky130_am_ip__ldo_01v8","owner":"efabless","isFork":true,"description":"Low power 1.8 V LDO for the efabless chipalooza challenge","allTopics":[],"primaryLanguage":null,"pullRequestCount":1,"issueCount":0,"starsCount":0,"forksCount":1,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-09T04:20:45.917Z"}},{"type":"Public","name":"central_CI","owner":"efabless","isFork":false,"description":"","allTopics":[],"primaryLanguage":null,"pullRequestCount":4,"issueCount":1,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-06T00:17:30.373Z"}},{"type":"Public","name":"caravel","owner":"efabless","isFork":false,"description":"Caravel is a standard SoC harness with on chip resources to control and read/write operations from a user-dedicated space.","allTopics":["magic","yosys","caravel","picorv32","openroad","vexriscv","openram","sky130"],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":19,"issueCount":105,"starsCount":279,"forksCount":65,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-04T18:42:19.563Z"}},{"type":"Public","name":"sky130_klayout_pdk","owner":"efabless","isFork":false,"description":"Skywaters 130nm Klayout PDK","allTopics":["pdk","skywaters","chipdesign"],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":2,"issueCount":5,"starsCount":16,"forksCount":11,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-04T06:48:18.130Z"}},{"type":"Public","name":"caravel_user_sram","owner":"efabless","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":1,"issueCount":7,"starsCount":2,"forksCount":0,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-03T22:04:37.041Z"}},{"type":"Public template","name":"caravel_user_project_analog","owner":"efabless","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":7,"issueCount":14,"starsCount":42,"forksCount":89,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-03T21:54:40.234Z"}},{"type":"Public template","name":"nydesign-demo","owner":"efabless","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":1,"issueCount":0,"starsCount":0,"forksCount":0,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-03T21:43:18.164Z"}},{"type":"Public template","name":"mvcc-demo","owner":"efabless","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":1,"issueCount":0,"starsCount":0,"forksCount":0,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-03T21:42:04.422Z"}},{"type":"Public","name":"grapevine","owner":"efabless","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":1,"issueCount":0,"starsCount":1,"forksCount":1,"license":"Apache License 2.0","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-03T21:42:00.929Z"}},{"type":"Public","name":"runner-test-repo","owner":"efabless","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Dockerfile","color":"#384d54"},"pullRequestCount":1,"issueCount":0,"starsCount":0,"forksCount":2,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-03T21:36:56.982Z"}},{"type":"Public","name":"sram_macro_16KB","owner":"efabless","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":1,"issueCount":0,"starsCount":1,"forksCount":1,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-03T21:32:41.617Z"}},{"type":"Public","name":"litex_ibex","owner":"efabless","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":1,"issueCount":0,"starsCount":1,"forksCount":1,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-03T21:32:40.550Z"}},{"type":"Public template","name":"caravel_user_project","owner":"efabless","isFork":false,"description":"<a href=\"https://caravel-user-project.readthedocs.io\" rel=\"nofollow\">https://caravel-user-project.readthedocs.io</a>","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":35,"issueCount":85,"starsCount":177,"forksCount":329,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-03T21:31:43.652Z"}},{"type":"Public","name":"sv2v","owner":"efabless","isFork":true,"description":"SystemVerilog to Verilog conversion","allTopics":[],"primaryLanguage":{"name":"Haskell","color":"#5e5086"},"pullRequestCount":1,"issueCount":0,"starsCount":0,"forksCount":52,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-03T21:00:32.396Z"}}],"repositoryCount":203,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"efabless repositories"}