{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":7550637,"defaultBranch":"master","name":"xenia","ownerLogin":"xenia-project","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2013-01-10T23:20:45.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/12565762?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1656870561.9890938","currentOid":""},"activityList":{"items":[{"before":"210ac4b2d26c4b1f238a28aaa8e2984cb0dd20c3","after":"3d30b2eec3ab1f83140b09745bee881fb5d5dde2","ref":"refs/heads/master","pushedAt":"2024-05-25T13:38:02.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Triang3l","name":"Triang3l","path":"/Triang3l","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1764343?s=80&v=4"},"commit":{"message":"[Vulkan] Shader memory export (#145)","shortMessageHtmlLink":"[Vulkan] Shader memory export (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"57278263\" data-permission-text=\"Title is private\" data-url=\"https://github.com/xenia-project/xenia/issues/145\" data-hovercard-type=\"issue\" data-hovercard-url=\"/xenia-project/xenia/issues/145/hovercard\" href=\"https://github.com/xenia-project/xenia/issues/145\">#145</a>)"}},{"before":"8e7301f4d80e97eb03a21a16d0801e12a5c91c48","after":"210ac4b2d26c4b1f238a28aaa8e2984cb0dd20c3","ref":"refs/heads/master","pushedAt":"2024-05-18T20:56:42.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Triang3l","name":"Triang3l","path":"/Triang3l","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1764343?s=80&v=4"},"commit":{"message":"[GPU] Fix gamma ramp writing after RegisterFile API change (#2262)","shortMessageHtmlLink":"[GPU] Fix gamma ramp writing after RegisterFile API change (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2304198425\" data-permission-text=\"Title is private\" data-url=\"https://github.com/xenia-project/xenia/issues/2262\" data-hovercard-type=\"issue\" data-hovercard-url=\"/xenia-project/xenia/issues/2262/hovercard\" href=\"https://github.com/xenia-project/xenia/issues/2262\">#2262</a>)"}},{"before":"3189a0e259938fc3dbedc16a63a0b860e772dc7d","after":"8e7301f4d80e97eb03a21a16d0801e12a5c91c48","ref":"refs/heads/master","pushedAt":"2024-05-16T20:06:45.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Triang3l","name":"Triang3l","path":"/Triang3l","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1764343?s=80&v=4"},"commit":{"message":"[SPIR-V] Use a helper class for most if/else branching\n\nSimplifies emission of the blocks themselves (including inserting blocks\ninto the function's block list in the correct order), as well as phi after\nthe branching.\n\nAlso fixes 64bpp storing with blending in the fragment shader interlock\nrender backend implementation (had a typo that caused the high 32 bits to\noverwrite the low ones).","shortMessageHtmlLink":"[SPIR-V] Use a helper class for most if/else branching"}},{"before":"a3304d252fac72f951ec3ce8b56a010edae05f63","after":"3189a0e259938fc3dbedc16a63a0b860e772dc7d","ref":"refs/heads/master","pushedAt":"2024-05-12T17:26:57.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Triang3l","name":"Triang3l","path":"/Triang3l","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1764343?s=80&v=4"},"commit":{"message":"[GPU] Check memexport stream constant upper bits in range gathering","shortMessageHtmlLink":"[GPU] Check memexport stream constant upper bits in range gathering"}},{"before":"f964290ea803bfc4b8eca1fcd3b870379bdaffaa","after":"a3304d252fac72f951ec3ce8b56a010edae05f63","ref":"refs/heads/master","pushedAt":"2024-05-12T16:26:17.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Triang3l","name":"Triang3l","path":"/Triang3l","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1764343?s=80&v=4"},"commit":{"message":"[Base/GPU] Cleanup float comparisons and NaN and -0 in clamping\n\nC++ relational operators are supposed to raise FE_INVALID if an argument is\nNaN, use std::isless/greater[equal] instead where they were easy to locate\n(though there are other places possibly, mostly min/max and clamp usage was\nchecked).\n\nAlso fixes a copy-paste error making the CPU shader interpreter execute\nMINs as MAXs instead.","shortMessageHtmlLink":"[Base/GPU] Cleanup float comparisons and NaN and -0 in clamping"}},{"before":"a90f83d44c47abfae91e2598a07a0eee0355fa68","after":"f964290ea803bfc4b8eca1fcd3b870379bdaffaa","ref":"refs/heads/master","pushedAt":"2024-05-12T14:49:35.000Z","pushType":"push","commitsCount":3,"pusher":{"login":"Triang3l","name":"Triang3l","path":"/Triang3l","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1764343?s=80&v=4"},"commit":{"message":"[Base] Relax the system clock difference allowance in the test\n\nHopefully should reduce the CI failure rate, although this testing\napproach is fundamentally flawed as it depends on OS scheduling.","shortMessageHtmlLink":"[Base] Relax the system clock difference allowance in the test"}},{"before":"e9f7a8bd48198541a3bd71fe6267df3dbe83c5c5","after":"a90f83d44c47abfae91e2598a07a0eee0355fa68","ref":"refs/heads/master","pushedAt":"2024-05-05T12:22:13.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Triang3l","name":"Triang3l","path":"/Triang3l","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1764343?s=80&v=4"},"commit":{"message":"[Vulkan] Non-seamless cube map filtering","shortMessageHtmlLink":"[Vulkan] Non-seamless cube map filtering"}},{"before":"9ebe25fd7718970e82dd92a7364d8f332eed9c4f","after":"e9f7a8bd48198541a3bd71fe6267df3dbe83c5c5","ref":"refs/heads/master","pushedAt":"2024-05-04T19:51:36.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"Triang3l","name":"Triang3l","path":"/Triang3l","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1764343?s=80&v=4"},"commit":{"message":"[Vulkan] Optional functionality usage improvements\n\nFunctional changes:\n- Enable only actually used features, as drivers may take more optimal\n  paths when certain features are disabled.\n- Support VK_SAMPLER_ADDRESS_MODE_CLAMP_TO_EDGE.\n- Fix the separateStencilMaskRef check doing the opposite.\n- Support shaderRoundingModeRTEFloat32.\n- Fix vkGetDeviceBufferMemoryRequirements pointer not passed to the Vulkan\n  Memory Allocator.\n\nStylistic changes:\n- Move all device extensions, properties and features to one structure,\n  especially simplifying portability subset feature checks, and also making\n  it easier to request new extension functionality in the future.\n- Remove extension suffixes from usage of promoted extensions.","shortMessageHtmlLink":"[Vulkan] Optional functionality usage improvements"}},{"before":"f6b5424a9f7daee69ea7ea837b6d4224ea47c368","after":"9ebe25fd7718970e82dd92a7364d8f332eed9c4f","ref":"refs/heads/master","pushedAt":"2024-05-02T20:32:41.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Triang3l","name":"Triang3l","path":"/Triang3l","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1764343?s=80&v=4"},"commit":{"message":"[GPU] Declare unused register fields explicitly","shortMessageHtmlLink":"[GPU] Declare unused register fields explicitly"}},{"before":"c5e6352c349ca65b7119bab08d19797e95eb1509","after":"f6b5424a9f7daee69ea7ea837b6d4224ea47c368","ref":"refs/heads/master","pushedAt":"2023-09-14T09:32:51.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"Triang3l","name":"Triang3l","path":"/Triang3l","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1764343?s=80&v=4"},"commit":{"message":"[VFS] Fixed invalid month decoding in decode_fat_timestamp","shortMessageHtmlLink":"[VFS] Fixed invalid month decoding in decode_fat_timestamp"}},{"before":"1887ea0795ab050ad8f2e2ef3e1918b0f342d3b4","after":"c5e6352c349ca65b7119bab08d19797e95eb1509","ref":"refs/heads/master","pushedAt":"2023-07-27T20:41:45.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"Triang3l","name":"Triang3l","path":"/Triang3l","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1764343?s=80&v=4"},"commit":{"message":"[CPU] Added constant propagation pass for: OPCODE_AND_NOT","shortMessageHtmlLink":"[CPU] Added constant propagation pass for: OPCODE_AND_NOT"}},{"before":"00aba94b98b1369d604f233fcd6a9dbbc233f3bb","after":"1887ea0795ab050ad8f2e2ef3e1918b0f342d3b4","ref":"refs/heads/master","pushedAt":"2023-07-27T10:02:16.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Triang3l","name":"Triang3l","path":"/Triang3l","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1764343?s=80&v=4"},"commit":{"message":"[Base] Add missing #include <cstdint> to utf8.cc","shortMessageHtmlLink":"[Base] Add missing #include &lt;cstdint&gt; to utf8.cc"}},{"before":"07e81fe1727df1516d613bbaba209c35ba5f9f00","after":"00aba94b98b1369d604f233fcd6a9dbbc233f3bb","ref":"refs/heads/master","pushedAt":"2023-06-10T00:47:56.311Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"gibbed","name":"Rick Gibbed","path":"/gibbed","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/85170?s=80&v=4"},"commit":{"message":"[NET] NetDll___WSAFDIsSet: Fixed incorrect endianness of fd_count\n\nPlus: limit it to 64 entries\nThanks to Bo98 for pointing that out","shortMessageHtmlLink":"[NET] NetDll___WSAFDIsSet: Fixed incorrect endianness of fd_count"}},{"before":"41c423109f9d40550c689952779a988538b4fca6","after":"07e81fe1727df1516d613bbaba209c35ba5f9f00","ref":"refs/heads/master","pushedAt":"2023-06-10T00:47:28.453Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"gibbed","name":"Rick Gibbed","path":"/gibbed","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/85170?s=80&v=4"},"commit":{"message":"[Base] Filter out relative directories on linux","shortMessageHtmlLink":"[Base] Filter out relative directories on linux"}},{"before":"4a3b04d4ee90f31f08e7aa7ab30228c3eebe1d85","after":"41c423109f9d40550c689952779a988538b4fca6","ref":"refs/heads/master","pushedAt":"2023-06-10T00:43:49.855Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"gibbed","name":"Rick Gibbed","path":"/gibbed","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/85170?s=80&v=4"},"commit":{"message":"[Base] Set the path for posix file info","shortMessageHtmlLink":"[Base] Set the path for posix file info"}},{"before":"858af5ae756027f60f8219052bdf0e1af1979aa8","after":"4a3b04d4ee90f31f08e7aa7ab30228c3eebe1d85","ref":"refs/heads/master","pushedAt":"2023-06-10T00:43:15.613Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"gibbed","name":"Rick Gibbed","path":"/gibbed","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/85170?s=80&v=4"},"commit":{"message":"[XAM] Implemented XamGetCurrentTitleId","shortMessageHtmlLink":"[XAM] Implemented XamGetCurrentTitleId"}},{"before":"e110527bfea4722d59da5a7603ea46b826a6740b","after":"858af5ae756027f60f8219052bdf0e1af1979aa8","ref":"refs/heads/master","pushedAt":"2023-06-10T00:42:48.284Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"gibbed","name":"Rick Gibbed","path":"/gibbed","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/85170?s=80&v=4"},"commit":{"message":"[XAM] xeXamContentCreate - Disposition cleanup","shortMessageHtmlLink":"[XAM] xeXamContentCreate - Disposition cleanup"}},{"before":"6ee2e3718f81748f3f2c6cae7287dffa7f87b14e","after":"e110527bfea4722d59da5a7603ea46b826a6740b","ref":"refs/heads/master","pushedAt":"2023-06-10T00:41:27.505Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"gibbed","name":"Rick Gibbed","path":"/gibbed","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/85170?s=80&v=4"},"commit":{"message":"[Base] ListFiles: Prevent leakage of file descriptors","shortMessageHtmlLink":"[Base] ListFiles: Prevent leakage of file descriptors"}},{"before":"121bf93cbe2c23fe0a47f1f43e3f050df46e976d","after":"6ee2e3718f81748f3f2c6cae7287dffa7f87b14e","ref":"refs/heads/master","pushedAt":"2023-05-29T19:57:09.551Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"gibbed","name":"Rick Gibbed","path":"/gibbed","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/85170?s=80&v=4"},"commit":{"message":"[x64] Add AVX512 optimizations for `OPCODE_VECTOR_COMPARE_UGT`(Integer)\n\nAVX512 has native unsigned integer comparisons instructions, removing\nthe need to XOR the most-significant-bit with a constant in memory to\nuse the signed comparison instructions. These instructions only write to\na k-mask register though and need an additional call to `vpmovm2*` to\nturn the mask-register into a vector-mask register.\n\nAs of Icelake:\n`vpcmpu*` is all L3/T1\n`vpmovm2d` is L1/T0.33\n`vpmovm2{b,w}` is L3/T0.33\n\nAs of Zen4:\n`vpcmpu*` is all L3/T0.50\n`vpmovm2*` is all L1/T0.25","shortMessageHtmlLink":"[x64] Add AVX512 optimizations for <code>OPCODE_VECTOR_COMPARE_UGT</code>(Integer)"}},{"before":"93b77fb775c46dc56c8612cb9f4ac3fdc7cc973b","after":"121bf93cbe2c23fe0a47f1f43e3f050df46e976d","ref":"refs/heads/master","pushedAt":"2023-05-29T19:56:12.283Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"gibbed","name":"Rick Gibbed","path":"/gibbed","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/85170?s=80&v=4"},"commit":{"message":"[PPC] Implement `vsubcuw`\n\nOther half of #2125. I don't know of any title that utilizes this instruction, but I went ahead and implemented it for completeness.\n\nVerified the implementation with `instr__gen_vsubcuw` from #1348. Can be grabbed with:\n```\ngit checkout origin/gen_tests -- src\\xenia\\cpu\\ppc\\testing\\*vsubcuw.s\n```","shortMessageHtmlLink":"[PPC] Implement <code>vsubcuw</code>"}},{"before":"ed64e3072bde74955c79b9f3b0030c133648d702","after":"93b77fb775c46dc56c8612cb9f4ac3fdc7cc973b","ref":"refs/heads/master","pushedAt":"2023-05-29T19:56:00.765Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"gibbed","name":"Rick Gibbed","path":"/gibbed","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/85170?s=80&v=4"},"commit":{"message":"[PPC] Implement `vaddcuw`\n\nI don't know of any title that utilizes this instruction, but I went\nahead and implemented it for completeness.\n\nVerified the implementation with `instr__gen_vaddcuw` from #1348. Can be\ngrabbed with:\n```\ngit checkout origin/gen_tests -- src\\xenia\\cpu\\ppc\\testing\\*vaddcuw.s\n```","shortMessageHtmlLink":"[PPC] Implement <code>vaddcuw</code>"}},{"before":"0e81293b02457f43702157c5b6de054644ab0797","after":"ed64e3072bde74955c79b9f3b0030c133648d702","ref":"refs/heads/master","pushedAt":"2023-05-05T18:39:55.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Triang3l","name":"Triang3l","path":"/Triang3l","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1764343?s=80&v=4"},"commit":{"message":"[GPU] Remove implicit bool cast in memexport checks","shortMessageHtmlLink":"[GPU] Remove implicit bool cast in memexport checks"}},{"before":"8aaa6f1f7deab5ad949e03bd76b16b2530fa7aec","after":"0e81293b02457f43702157c5b6de054644ab0797","ref":"refs/heads/master","pushedAt":"2023-05-05T18:33:48.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"Triang3l","name":"Triang3l","path":"/Triang3l","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1764343?s=80&v=4"},"commit":{"message":"[GPU] Remove a dangerous comment about break after exece [ci skip]\n\nThere can be jumps across an exece, so the code beyond it may still be\nexecuted.","shortMessageHtmlLink":"[GPU] Remove a dangerous comment about break after exece [ci skip]"}},{"before":"19d56001d29c4b0adf1e11f67d9ffa7db951baf0","after":"8aaa6f1f7deab5ad949e03bd76b16b2530fa7aec","ref":"refs/heads/master","pushedAt":"2023-04-19T18:44:30.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Triang3l","name":"Triang3l","path":"/Triang3l","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1764343?s=80&v=4"},"commit":{"message":"[SPIR-V] Wrap 4-operand ops and 1-3-operand GLSL std calls","shortMessageHtmlLink":"[SPIR-V] Wrap 4-operand ops and 1-3-operand GLSL std calls"}},{"before":"78f1d55a364580551e6c614a21a7ecde8a9b4f49","after":"19d56001d29c4b0adf1e11f67d9ffa7db951baf0","ref":"refs/heads/master","pushedAt":"2023-04-19T08:53:51.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Triang3l","name":"Triang3l","path":"/Triang3l","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1764343?s=80&v=4"},"commit":{"message":"[SPIR-V] Wrap NoContraction operations","shortMessageHtmlLink":"[SPIR-V] Wrap NoContraction operations"}},{"before":"64d2a80f79a38b8f0aeb1d3a7ee64b76aca9a1f1","after":"78f1d55a364580551e6c614a21a7ecde8a9b4f49","ref":"refs/heads/master","pushedAt":"2023-04-19T08:11:33.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Triang3l","name":"Triang3l","path":"/Triang3l","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1764343?s=80&v=4"},"commit":{"message":"[SPIR-V] Use Builder createSelectionMerge directly","shortMessageHtmlLink":"[SPIR-V] Use Builder createSelectionMerge directly"}},{"before":"eede38ff63ea795743dc206e12269ccfaf487096","after":"64d2a80f79a38b8f0aeb1d3a7ee64b76aca9a1f1","ref":"refs/heads/master","pushedAt":"2023-04-19T07:45:20.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Triang3l","name":"Triang3l","path":"/Triang3l","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1764343?s=80&v=4"},"commit":{"message":"[SPIR-V] Cleanup ALU emulation conditionals","shortMessageHtmlLink":"[SPIR-V] Cleanup ALU emulation conditionals"}},{"before":"887fda55c2140b5e5678d40f3230c06e6e3ea010","after":"eede38ff63ea795743dc206e12269ccfaf487096","ref":"refs/heads/master","pushedAt":"2023-04-18T19:05:10.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Triang3l","name":"Triang3l","path":"/Triang3l","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1764343?s=80&v=4"},"commit":{"message":"[SPIR-V] Remove more vec2-4 reserve calls","shortMessageHtmlLink":"[SPIR-V] Remove more vec2-4 reserve calls"}},{"before":"75d805245d2fcfca69993d3dc01bb43697bd28c4","after":"887fda55c2140b5e5678d40f3230c06e6e3ea010","ref":"refs/heads/master","pushedAt":"2023-04-13T19:43:52.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Triang3l","name":"Triang3l","path":"/Triang3l","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1764343?s=80&v=4"},"commit":{"message":"[SPIR-V] Remove temp reserve for 4 or less elements","shortMessageHtmlLink":"[SPIR-V] Remove temp reserve for 4 or less elements"}},{"before":"88c645d8182d517364d6f3884c1d4739f0664320","after":"75d805245d2fcfca69993d3dc01bb43697bd28c4","ref":"refs/heads/master","pushedAt":"2023-04-09T17:14:49.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Triang3l","name":"Triang3l","path":"/Triang3l","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1764343?s=80&v=4"},"commit":{"message":"[DXBC] `discard` pixels from `kill` with ROV instead of returning\n\nKeep the current lane active as it may be needed for derivatives.","shortMessageHtmlLink":"[DXBC] <code>discard</code> pixels from <code>kill</code> with ROV instead of returning"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAEU7sFMwA","startCursor":null,"endCursor":null}},"title":"Activity · xenia-project/xenia"}