The project of the university course "Reti logiche".
The aim of the project was to implement a simplified version of the following algorithm in vhdl:
https://en.wikipedia.org/wiki/Histogram_equalization
More details are explained in the documentation.