improved error checking in connect_pins_with_waveguide()

SiEPIC · Nov 23, 2022 · b63b373 · b63b373
1 parent 1aac5b6
commit b63b373
Show file tree

Hide file tree

Showing 3 changed files with 9 additions and 5 deletions.
diff --git a/klayout_dot_config/grain.xml b/klayout_dot_config/grain.xml
@@ -1,7 +1,7 @@
 <?xml version="1.0" encoding="utf-8"?>
 <salt-grain>
  <name>siepic_tools</name>
- <version>0.3.94</version>
+ <version>0.3.95</version>
  <api-version>0.27</api-version>
  <title>SiEPIC Tools</title>
  <doc>Tools for designing Silicon Photonic Integrated Circuits, including waveguides, component simulations, functional verification, Calibre DRC verification, netlist extraction, circuit simulations. Framework and examples for creating layouts using scripts. Includes a generic PDK (GSiP). Other PDKs are installed separately, and depend on SiEPIC-Tools.</doc>

diff --git a/klayout_dot_config/python/SiEPIC/__init__.py b/klayout_dot_config/python/SiEPIC/__init__.py
@@ -1,4 +1,4 @@
-__version__ = '0.3.94'
+__version__ = '0.3.95'
 #from . import install, extend, _globals, core, examples, github, lumerical, scripts, utils, setup
 # from . import install, extend, _globals, core, examples, github, scripts, utils, setup
 from . import extend, _globals, core, examples, github, scripts, utils, setup, install

diff --git a/klayout_dot_config/python/SiEPIC/scripts.py b/klayout_dot_config/python/SiEPIC/scripts.py
@@ -228,16 +228,20 @@ def connect_pins_with_waveguide(instanceA, pinA, instanceB, pinB, waveguide = No
     # Find pinA and pinB
     cpinA = [p for p in componentA.pins if p.pin_name == pinA]
     cpinB = [p for p in componentB.pins if p.pin_name == pinB]        
+
     # relaxed_pinnames:  scan for only the number
     if relaxed_pinnames==True:
         import re
         try:
             if cpinA==[]:
-                cpinA = [p for p in componentA.pins if re.findall(r'\d+', pinA)[0] in p.pin_name]
+                if re.findall(r'\d+', pinA):
+                    cpinA = [p for p in componentA.pins if re.findall(r'\d+', pinA)[0] in p.pin_name]
             if cpinB==[]:
-                cpinB = [p for p in componentB.pins if re.findall(r'\d+', pinB)[0] in p.pin_name]
+                if re.findall(r'\d+', pinB):
+                    cpinB = [p for p in componentB.pins if re.findall(r'\d+', pinB)[0] in p.pin_name]
         except:
-            print('error in siepic.scripts.connect_cell')      
+            print('error in siepic.scripts.connect_cell, relaxed_pinnames')      
+
 
     if cpinA==[]:
         try: