A small RISC processor, designed in Logisim and implemented on a Xilinx FPGA using VHDL
-
Notifications
You must be signed in to change notification settings - Fork 1
A small RISC processor, designed in Logisim and implemented on a Xilinx FPGA using VHDL
License
boztalay/OZ-3
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
A small RISC processor, designed in Logisim and implemented on a Xilinx FPGA using VHDL
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published