Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Test failure: JIT\HardwareIntrinsics\Arm\Sve\Sve_ro\Sve_ro.cmd #100366

Closed
BruceForstall opened this issue Mar 27, 2024 · 2 comments
Closed

Test failure: JIT\HardwareIntrinsics\Arm\Sve\Sve_ro\Sve_ro.cmd #100366

BruceForstall opened this issue Mar 27, 2024 · 2 comments
Assignees
Labels
area-CodeGen-coreclr CLR JIT compiler in src/coreclr/src/jit and related components such as SuperPMI arm-sve Work related to arm64 SVE/SVE2 support
Milestone

Comments

@BruceForstall
Copy link
Member

When I run tests locally on win-x64 using src\tests\run.cmd x64 checked on a build with the Pri-1 tests I get:

      JIT\HardwareIntrinsics\Arm\Sve\Sve_ro\Sve_ro.cmd [FAIL]

        Return code:      1
        Raw output file:      C:\gh\runtime\artifacts\tests\coreclr\windows.x64.Checked\Reports\JIT.HardwareIntrinsics\Arm\Sve\Sve_ro\Sve_ro.output.txt
        Raw output:
        BEGIN EXECUTION

        C:\gh\runtime\artifacts\tests\coreclr\windows.x64.Checked\JIT\HardwareIntrinsics\Arm\Sve\Sve_ro>set DOTNETCLI=C:\gh\runtime\dotnet.cmd

        C:\gh\runtime\artifacts\tests\coreclr\windows.x64.Checked\JIT\HardwareIntrinsics\Arm\Sve\Sve_ro>set SUPERPMI_CACHE_DIRECTORY=c:\spmi

        C:\gh\runtime\artifacts\tests\coreclr\windows.x64.Checked\JIT\HardwareIntrinsics\Arm\Sve\Sve_ro>set __DOTNET_ADD_32BIT=1

        C:\gh\runtime\artifacts\tests\coreclr\windows.x64.Checked\JIT\HardwareIntrinsics\Arm\Sve\Sve_ro>set __DOTNET_PREFERRED_BITNESS=32
         "C:\gh\runtime\artifacts\tests\coreclr\windows.x64.Checked\Tests\Core_Root\corerun.exe" -p "System.Reflection.Metadata.MetadataUpdater.IsSupported=false" -p "System.Runtime.Serialization.EnableUnsafeBinaryFormatterSerial
  ization=true"  Sve_ro.dll
        Supported ISAs:
          AdvSimd:   False
          Aes:       False
          ArmBase:   False
          Crc32:     False
          Dp:        False
          Rdm:       False
          Sha1:      False
          Sha256:    False
          Sve:       False

        System.ArgumentException: Invalid value of alignment
           at JIT.HardwareIntrinsics.Arm._Sve.LoadUnaryOpTest__SveLoadVector_float.DataTable..ctor(Single[] inArray1, Single[] outArray, Int32 alignment) in c:\gh\runtime\artifacts\tests\coreclr\obj\windows.x64.Checked\Managed\JI
  T\HardwareIntrinsics\Arm\Sve\Sve_ro\Sve_ro\gen\SveLoadVector.float.cs:line 69
           at JIT.HardwareIntrinsics.Arm._Sve.LoadUnaryOpTest__SveLoadVector_float..ctor() in c:\gh\runtime\artifacts\tests\coreclr\obj\windows.x64.Checked\Managed\JIT\HardwareIntrinsics\Arm\Sve\Sve_ro\Sve_ro\gen\SveLoadVector.fl
  oat.cs:line 113
           at JIT.HardwareIntrinsics.Arm._Sve.Program.SveLoadVector_float() in c:\gh\runtime\artifacts\tests\coreclr\obj\windows.x64.Checked\Managed\JIT\HardwareIntrinsics\Arm\Sve\Sve_ro\Sve_ro\gen\SveLoadVector.float.cs:line 27
           at __GeneratedMainWrapper.Main() in c:\gh\runtime\src\tests\JIT\HardwareIntrinsics\Arm\Sve\XUnitWrapperGenerator\XUnitWrapperGenerator.XUnitWrapperGenerator\SimpleRunner.g.cs:line 7
        Expected: 100
        Actual: 101
        END EXECUTION - FAILED
        FAILED
        Test Harness Exitcode is : 1
        To run the test:
        > set CORE_ROOT=C:\gh\runtime\artifacts\tests\coreclr\windows.x64.Checked\Tests\Core_Root
        > C:\gh\runtime\artifacts\tests\coreclr\windows.x64.Checked\JIT\HardwareIntrinsics\Arm\Sve\Sve_ro\Sve_ro.cmd
        Stack Trace:
          c:\gh\runtime\artifacts\tests\coreclr\windows.x64.Checked\TestWrappers\JIT.HardwareIntrinsics\JIT.HardwareIntrinsics.XUnitWrapper.cs(2723,0): at JIT_HardwareIntrinsics._Arm_Sve_Sve_ro_Sve_ro_._Arm_Sve_Sve_ro_Sve_ro_cmd(
  )
             at System.RuntimeMethodHandle.InvokeMethod(Object target, Void** arguments, Signature sig, Boolean isConstructor)
             at System.Reflection.MethodBaseInvoker.InvokeWithNoArgs(Object obj, BindingFlags invokeAttr)
        Output:

          Return code:      1
          Raw output file:      C:\gh\runtime\artifacts\tests\coreclr\windows.x64.Checked\Reports\JIT.HardwareIntrinsics\Arm\Sve\Sve_ro\Sve_ro.output.txt
          Raw output:
          BEGIN EXECUTION

          C:\gh\runtime\artifacts\tests\coreclr\windows.x64.Checked\JIT\HardwareIntrinsics\Arm\Sve\Sve_ro>set DOTNETCLI=C:\gh\runtime\dotnet.cmd

          C:\gh\runtime\artifacts\tests\coreclr\windows.x64.Checked\JIT\HardwareIntrinsics\Arm\Sve\Sve_ro>set SUPERPMI_CACHE_DIRECTORY=c:\spmi

          C:\gh\runtime\artifacts\tests\coreclr\windows.x64.Checked\JIT\HardwareIntrinsics\Arm\Sve\Sve_ro>set __DOTNET_ADD_32BIT=1

          C:\gh\runtime\artifacts\tests\coreclr\windows.x64.Checked\JIT\HardwareIntrinsics\Arm\Sve\Sve_ro>set __DOTNET_PREFERRED_BITNESS=32
           "C:\gh\runtime\artifacts\tests\coreclr\windows.x64.Checked\Tests\Core_Root\corerun.exe" -p "System.Reflection.Metadata.MetadataUpdater.IsSupported=false" -p "System.Runtime.Serialization.EnableUnsafeBinaryFormatterSeri
  alization=true"  Sve_ro.dll
          Supported ISAs:
            AdvSimd:   False
            Aes:       False
            ArmBase:   False
            Crc32:     False
            Dp:        False
            Rdm:       False
            Sha1:      False
            Sha256:    False
            Sve:       False

          System.ArgumentException: Invalid value of alignment
             at JIT.HardwareIntrinsics.Arm._Sve.LoadUnaryOpTest__SveLoadVector_float.DataTable..ctor(Single[] inArray1, Single[] outArray, Int32 alignment) in c:\gh\runtime\artifacts\tests\coreclr\obj\windows.x64.Checked\Managed\
  JIT\HardwareIntrinsics\Arm\Sve\Sve_ro\Sve_ro\gen\SveLoadVector.float.cs:line 69
             at JIT.HardwareIntrinsics.Arm._Sve.LoadUnaryOpTest__SveLoadVector_float..ctor() in c:\gh\runtime\artifacts\tests\coreclr\obj\windows.x64.Checked\Managed\JIT\HardwareIntrinsics\Arm\Sve\Sve_ro\Sve_ro\gen\SveLoadVector.
  float.cs:line 113
             at JIT.HardwareIntrinsics.Arm._Sve.Program.SveLoadVector_float() in c:\gh\runtime\artifacts\tests\coreclr\obj\windows.x64.Checked\Managed\JIT\HardwareIntrinsics\Arm\Sve\Sve_ro\Sve_ro\gen\SveLoadVector.float.cs:line 2
  7
             at __GeneratedMainWrapper.Main() in c:\gh\runtime\src\tests\JIT\HardwareIntrinsics\Arm\Sve\XUnitWrapperGenerator\XUnitWrapperGenerator.XUnitWrapperGenerator\SimpleRunner.g.cs:line 7
          Expected: 100
          Actual: 101
          END EXECUTION - FAILED
          FAILED
          Test Harness Exitcode is : 1
          To run the test:
          > set CORE_ROOT=C:\gh\runtime\artifacts\tests\coreclr\windows.x64.Checked\Tests\Core_Root
          > C:\gh\runtime\artifacts\tests\coreclr\windows.x64.Checked\JIT\HardwareIntrinsics\Arm\Sve\Sve_ro\Sve_ro.cmd
      JIT\HardwareIntrinsics\Arm\Sve\Sve_r\Sve_r.cmd [FAIL]

        Return code:      1
        Raw output file:      C:\gh\runtime\artifacts\tests\coreclr\windows.x64.Checked\Reports\JIT.HardwareIntrinsics\Arm\Sve\Sve_r\Sve_r.output.txt
        Raw output:
        BEGIN EXECUTION

        C:\gh\runtime\artifacts\tests\coreclr\windows.x64.Checked\JIT\HardwareIntrinsics\Arm\Sve\Sve_r>set DOTNETCLI=C:\gh\runtime\dotnet.cmd

        C:\gh\runtime\artifacts\tests\coreclr\windows.x64.Checked\JIT\HardwareIntrinsics\Arm\Sve\Sve_r>set SUPERPMI_CACHE_DIRECTORY=c:\spmi

        C:\gh\runtime\artifacts\tests\coreclr\windows.x64.Checked\JIT\HardwareIntrinsics\Arm\Sve\Sve_r>set __DOTNET_ADD_32BIT=1

        C:\gh\runtime\artifacts\tests\coreclr\windows.x64.Checked\JIT\HardwareIntrinsics\Arm\Sve\Sve_r>set __DOTNET_PREFERRED_BITNESS=32
         "C:\gh\runtime\artifacts\tests\coreclr\windows.x64.Checked\Tests\Core_Root\corerun.exe" -p "System.Reflection.Metadata.MetadataUpdater.IsSupported=false" -p "System.Runtime.Serialization.EnableUnsafeBinaryFormatterSerial
  ization=true"  Sve_r.dll
        Supported ISAs:
          AdvSimd:   False
          Aes:       False
          ArmBase:   False
          Crc32:     False
          Dp:        False
          Rdm:       False
          Sha1:      False
          Sha256:    False
          Sve:       False

        System.ArgumentException: Invalid value of alignment
           at JIT.HardwareIntrinsics.Arm._Sve.LoadUnaryOpTest__SveLoadVector_float.DataTable..ctor(Single[] inArray1, Single[] outArray, Int32 alignment) in c:\gh\runtime\artifacts\tests\coreclr\obj\windows.x64.Checked\Managed\JI
  T\HardwareIntrinsics\Arm\Sve\Sve_r\Sve_r\gen\SveLoadVector.float.cs:line 69
           at JIT.HardwareIntrinsics.Arm._Sve.LoadUnaryOpTest__SveLoadVector_float..ctor() in c:\gh\runtime\artifacts\tests\coreclr\obj\windows.x64.Checked\Managed\JIT\HardwareIntrinsics\Arm\Sve\Sve_r\Sve_r\gen\SveLoadVector.floa
  t.cs:line 113
           at JIT.HardwareIntrinsics.Arm._Sve.Program.SveLoadVector_float() in c:\gh\runtime\artifacts\tests\coreclr\obj\windows.x64.Checked\Managed\JIT\HardwareIntrinsics\Arm\Sve\Sve_r\Sve_r\gen\SveLoadVector.float.cs:line 27
           at __GeneratedMainWrapper.Main() in c:\gh\runtime\src\tests\JIT\HardwareIntrinsics\Arm\Sve\XUnitWrapperGenerator\XUnitWrapperGenerator.XUnitWrapperGenerator\SimpleRunner.g.cs:line 7
        Expected: 100
        Actual: 101
        END EXECUTION - FAILED
        FAILED
        Test Harness Exitcode is : 1
        To run the test:
        > set CORE_ROOT=C:\gh\runtime\artifacts\tests\coreclr\windows.x64.Checked\Tests\Core_Root
        > C:\gh\runtime\artifacts\tests\coreclr\windows.x64.Checked\JIT\HardwareIntrinsics\Arm\Sve\Sve_r\Sve_r.cmd
        Stack Trace:
          c:\gh\runtime\artifacts\tests\coreclr\windows.x64.Checked\TestWrappers\JIT.HardwareIntrinsics\JIT.HardwareIntrinsics.XUnitWrapper.cs(2822,0): at JIT_HardwareIntrinsics._Arm_Sve_Sve_r_Sve_r_._Arm_Sve_Sve_r_Sve_r_cmd()
             at System.RuntimeMethodHandle.InvokeMethod(Object target, Void** arguments, Signature sig, Boolean isConstructor)
             at System.Reflection.MethodBaseInvoker.InvokeWithNoArgs(Object obj, BindingFlags invokeAttr)
        Output:

          Return code:      1
          Raw output file:      C:\gh\runtime\artifacts\tests\coreclr\windows.x64.Checked\Reports\JIT.HardwareIntrinsics\Arm\Sve\Sve_r\Sve_r.output.txt
          Raw output:
          BEGIN EXECUTION

          C:\gh\runtime\artifacts\tests\coreclr\windows.x64.Checked\JIT\HardwareIntrinsics\Arm\Sve\Sve_r>set DOTNETCLI=C:\gh\runtime\dotnet.cmd

          C:\gh\runtime\artifacts\tests\coreclr\windows.x64.Checked\JIT\HardwareIntrinsics\Arm\Sve\Sve_r>set SUPERPMI_CACHE_DIRECTORY=c:\spmi

          C:\gh\runtime\artifacts\tests\coreclr\windows.x64.Checked\JIT\HardwareIntrinsics\Arm\Sve\Sve_r>set __DOTNET_ADD_32BIT=1

          C:\gh\runtime\artifacts\tests\coreclr\windows.x64.Checked\JIT\HardwareIntrinsics\Arm\Sve\Sve_r>set __DOTNET_PREFERRED_BITNESS=32
           "C:\gh\runtime\artifacts\tests\coreclr\windows.x64.Checked\Tests\Core_Root\corerun.exe" -p "System.Reflection.Metadata.MetadataUpdater.IsSupported=false" -p "System.Runtime.Serialization.EnableUnsafeBinaryFormatterSeri
  alization=true"  Sve_r.dll
          Supported ISAs:
            AdvSimd:   False
            Aes:       False
            ArmBase:   False
            Crc32:     False
            Dp:        False
            Rdm:       False
            Sha1:      False
            Sha256:    False
            Sve:       False

          System.ArgumentException: Invalid value of alignment
             at JIT.HardwareIntrinsics.Arm._Sve.LoadUnaryOpTest__SveLoadVector_float.DataTable..ctor(Single[] inArray1, Single[] outArray, Int32 alignment) in c:\gh\runtime\artifacts\tests\coreclr\obj\windows.x64.Checked\Managed\
  JIT\HardwareIntrinsics\Arm\Sve\Sve_r\Sve_r\gen\SveLoadVector.float.cs:line 69
             at JIT.HardwareIntrinsics.Arm._Sve.LoadUnaryOpTest__SveLoadVector_float..ctor() in c:\gh\runtime\artifacts\tests\coreclr\obj\windows.x64.Checked\Managed\JIT\HardwareIntrinsics\Arm\Sve\Sve_r\Sve_r\gen\SveLoadVector.fl
  oat.cs:line 113
             at JIT.HardwareIntrinsics.Arm._Sve.Program.SveLoadVector_float() in c:\gh\runtime\artifacts\tests\coreclr\obj\windows.x64.Checked\Managed\JIT\HardwareIntrinsics\Arm\Sve\Sve_r\Sve_r\gen\SveLoadVector.float.cs:line 27
             at __GeneratedMainWrapper.Main() in c:\gh\runtime\src\tests\JIT\HardwareIntrinsics\Arm\Sve\XUnitWrapperGenerator\XUnitWrapperGenerator.XUnitWrapperGenerator\SimpleRunner.g.cs:line 7
          Expected: 100
          Actual: 101
          END EXECUTION - FAILED
          FAILED
          Test Harness Exitcode is : 1
          To run the test:
          > set CORE_ROOT=C:\gh\runtime\artifacts\tests\coreclr\windows.x64.Checked\Tests\Core_Root
          > C:\gh\runtime\artifacts\tests\coreclr\windows.x64.Checked\JIT\HardwareIntrinsics\Arm\Sve\Sve_r\Sve_r.cmd

@a74nh @dotnet/arm64-contrib

@BruceForstall BruceForstall added area-CodeGen-coreclr CLR JIT compiler in src/coreclr/src/jit and related components such as SuperPMI arm-sve Work related to arm64 SVE/SVE2 support labels Mar 27, 2024
Copy link
Contributor

Tagging subscribers to this area: @JulieLeeMSFT, @jakobbotsch
See info in area-owners.md if you want to be subscribed.

@dotnet-policy-service dotnet-policy-service bot added the untriaged New issue has not been triaged by the area owner label Mar 27, 2024
@kunalspathak kunalspathak self-assigned this Mar 27, 2024
@kunalspathak
Copy link
Member

I see the problem and that's because the ["LargestVectorSize"] = "8" instead of "16" when we added this case, because Vector is mapped to Vector128 if IIRC.

I am not even sure why this test is running on x64 though locally. It doesn't run in CI so is there a reason why it is run locally? did we forget to turn off some knobs?

@JulieLeeMSFT JulieLeeMSFT added this to the 9.0.0 milestone Mar 29, 2024
@JulieLeeMSFT JulieLeeMSFT removed the untriaged New issue has not been triaged by the area owner label Mar 29, 2024
kunalspathak added a commit to kunalspathak/runtime that referenced this issue Apr 11, 2024
matouskozak pushed a commit to matouskozak/runtime that referenced this issue Apr 30, 2024
…elect (dotnet#100743)

* JIT ARM64-SVE: Add Sve.Abs() and Sve.Add()

Change-Id: Ie8cfe828595da9a87adbc0857c0c44c0ce12f5b2

* Fix sve scaling in enitIns_R_S/S_R

* Revert "Fix sve scaling in enitIns_R_S/S_R"

This reverts commit e9fa735.

* Fix sve scaling in enitIns_R_S/S_R

* Restore testing

* Use NaturalScale_helper for vector load/stores

* wip

* Add ConditionalSelect() APIs

* Handle ConditionalSelect in JIT

* Add test coverage

* Update the test cases

* jit format

* fix merge conflicts

* Make predicated/unpredicated work with ConditionalSelect

Still some handling around RMW is needed, but this basically works

* Misc. changes

* jit format

* jit format

* Handle all the conditions correctly

* jit format

* fix some spacing

* Removed the assert

* fix the largest vector size to 64 to fix dotnet#100366

* review feedback

* wip

* Add SVE feature detection for Windows

* fix the check for invalid alignment

* Revert "Add SVE feature detection for Windows"

This reverts commit ed7c781.

* Handle case where Abs() is wrapped in another conditionalSelect

* jit format

* fix the size comparison

* HW_Flag_MaskedPredicatedOnlyOperation

* Revert the change in emitarm64.cpp around INS_sve_ldr_mask/INS_sve_str_mask

* Fix the condition for lowering

* address review feedback for movprfx

* Move the special handling of Vector<>.Zero from lowerer to importer

* Rename IsEmbeddedMaskedOperation/IsOptionalEmbeddedMaskedOperation

* Add more test coverage for conditionalSelect

* Rename test method name

* Add more test coverage for conditionalSelect:Abs

* jit format

* Add logging on test methods

* Add the missing movprfx for abs

* Add few more scenarios where falseVal is zero

* Make sure LoadVector is marked as explicit needing mask

* revisit the codegen logic

* Remove commented code and add some other comments

* jit format

---------

Co-authored-by: Alan Hayward <alan.hayward@arm.com>
michaelgsharp pushed a commit to michaelgsharp/runtime that referenced this issue May 9, 2024
…elect (dotnet#100743)

* JIT ARM64-SVE: Add Sve.Abs() and Sve.Add()

Change-Id: Ie8cfe828595da9a87adbc0857c0c44c0ce12f5b2

* Fix sve scaling in enitIns_R_S/S_R

* Revert "Fix sve scaling in enitIns_R_S/S_R"

This reverts commit e9fa735.

* Fix sve scaling in enitIns_R_S/S_R

* Restore testing

* Use NaturalScale_helper for vector load/stores

* wip

* Add ConditionalSelect() APIs

* Handle ConditionalSelect in JIT

* Add test coverage

* Update the test cases

* jit format

* fix merge conflicts

* Make predicated/unpredicated work with ConditionalSelect

Still some handling around RMW is needed, but this basically works

* Misc. changes

* jit format

* jit format

* Handle all the conditions correctly

* jit format

* fix some spacing

* Removed the assert

* fix the largest vector size to 64 to fix dotnet#100366

* review feedback

* wip

* Add SVE feature detection for Windows

* fix the check for invalid alignment

* Revert "Add SVE feature detection for Windows"

This reverts commit ed7c781.

* Handle case where Abs() is wrapped in another conditionalSelect

* jit format

* fix the size comparison

* HW_Flag_MaskedPredicatedOnlyOperation

* Revert the change in emitarm64.cpp around INS_sve_ldr_mask/INS_sve_str_mask

* Fix the condition for lowering

* address review feedback for movprfx

* Move the special handling of Vector<>.Zero from lowerer to importer

* Rename IsEmbeddedMaskedOperation/IsOptionalEmbeddedMaskedOperation

* Add more test coverage for conditionalSelect

* Rename test method name

* Add more test coverage for conditionalSelect:Abs

* jit format

* Add logging on test methods

* Add the missing movprfx for abs

* Add few more scenarios where falseVal is zero

* Make sure LoadVector is marked as explicit needing mask

* revisit the codegen logic

* Remove commented code and add some other comments

* jit format

---------

Co-authored-by: Alan Hayward <alan.hayward@arm.com>
@github-actions github-actions bot locked and limited conversation to collaborators May 25, 2024
Ruihan-Yin pushed a commit to Ruihan-Yin/runtime that referenced this issue May 30, 2024
…elect (dotnet#100743)

* JIT ARM64-SVE: Add Sve.Abs() and Sve.Add()

Change-Id: Ie8cfe828595da9a87adbc0857c0c44c0ce12f5b2

* Fix sve scaling in enitIns_R_S/S_R

* Revert "Fix sve scaling in enitIns_R_S/S_R"

This reverts commit e9fa735.

* Fix sve scaling in enitIns_R_S/S_R

* Restore testing

* Use NaturalScale_helper for vector load/stores

* wip

* Add ConditionalSelect() APIs

* Handle ConditionalSelect in JIT

* Add test coverage

* Update the test cases

* jit format

* fix merge conflicts

* Make predicated/unpredicated work with ConditionalSelect

Still some handling around RMW is needed, but this basically works

* Misc. changes

* jit format

* jit format

* Handle all the conditions correctly

* jit format

* fix some spacing

* Removed the assert

* fix the largest vector size to 64 to fix dotnet#100366

* review feedback

* wip

* Add SVE feature detection for Windows

* fix the check for invalid alignment

* Revert "Add SVE feature detection for Windows"

This reverts commit ed7c781.

* Handle case where Abs() is wrapped in another conditionalSelect

* jit format

* fix the size comparison

* HW_Flag_MaskedPredicatedOnlyOperation

* Revert the change in emitarm64.cpp around INS_sve_ldr_mask/INS_sve_str_mask

* Fix the condition for lowering

* address review feedback for movprfx

* Move the special handling of Vector<>.Zero from lowerer to importer

* Rename IsEmbeddedMaskedOperation/IsOptionalEmbeddedMaskedOperation

* Add more test coverage for conditionalSelect

* Rename test method name

* Add more test coverage for conditionalSelect:Abs

* jit format

* Add logging on test methods

* Add the missing movprfx for abs

* Add few more scenarios where falseVal is zero

* Make sure LoadVector is marked as explicit needing mask

* revisit the codegen logic

* Remove commented code and add some other comments

* jit format

---------

Co-authored-by: Alan Hayward <alan.hayward@arm.com>
Sign up for free to subscribe to this conversation on GitHub. Already have an account? Sign in.
Labels
area-CodeGen-coreclr CLR JIT compiler in src/coreclr/src/jit and related components such as SuperPMI arm-sve Work related to arm64 SVE/SVE2 support
Projects
None yet
Development

Successfully merging a pull request may close this issue.

3 participants