Popular repositories Loading

1. russellfriesenhahn russellfriesenhahn Public

   Config files for my GitHub profile.

2. caravel_user_project caravel_user_project Public

   Forked from efabless/caravel_user_project

   https://caravel-user-project.readthedocs.io

   Verilog

3. stc0 stc0 Public

   Test Chip 0 that implements an FFT butterfly and interfaces to stream data.

   Verilog

4. stc0_caravel_user_project stc0_caravel_user_project Public

   Verilog

5. OpenSourcePhyDesign OpenSourcePhyDesign Public

   Forked from patil19/OpenSourcePhyDesign

   SOC Physical Design Workshop with Open Source Tools

6. openlane openlane Public

   Forked from The-OpenROAD-Project/OpenLane

   OpenLANE is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.

   Verilog