Skip to content

Commit

Permalink
rustc: Update LLVM
Browse files Browse the repository at this point in the history
This pulls in the rest of LLVM's `release_60` branch (the actual 6.0.0 release)
and also pulls in a cherry-pick to...

Closes #48226
  • Loading branch information
alexcrichton committed Mar 6, 2018
1 parent b977e04 commit 04eaefb
Show file tree
Hide file tree
Showing 2 changed files with 2 additions and 2 deletions.
2 changes: 1 addition & 1 deletion src/llvm
Submodule llvm updated 70 files
+8 −0 bindings/go/README.txt
+104 −69 docs/ReleaseNotes.rst
+0 −5 docs/index.rst
+14 −0 include/llvm/Bitcode/LLVMBitCodes.h
+9 −0 include/llvm/IR/IntrinsicsX86.td
+38 −0 include/llvm/MC/MCAsmMacro.h
+15 −0 include/llvm/MC/MCContext.h
+14 −18 include/llvm/Support/GenericDomTreeConstruction.h
+17 −24 include/llvm/Transforms/Utils/LoopUtils.h
+7 −0 lib/Analysis/ScalarEvolution.cpp
+9 −7 lib/Bitcode/Reader/BitcodeReader.cpp
+8 −8 lib/Bitcode/Writer/BitcodeWriter.cpp
+37 −1 lib/CodeGen/LiveDebugVariables.cpp
+0 −7 lib/IR/AutoUpgrade.cpp
+5 −51 lib/MC/MCParser/AsmParser.cpp
+2 −1 lib/Support/CMakeLists.txt
+88 −26 lib/Target/AArch64/AArch64InstructionSelector.cpp
+18 −0 lib/Target/AMDGPU/AMDGPUInstrInfo.cpp
+2 −0 lib/Target/AMDGPU/AMDGPUInstrInfo.h
+1 −1 lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp
+1 −1 lib/Target/AMDGPU/SIISelLowering.cpp
+8 −2 lib/Target/AMDGPU/SIInstrInfo.cpp
+0 −18 lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp
+0 −1 lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h
+4 −1 lib/Target/PowerPC/PPCCTRLoops.cpp
+7 −3 lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp
+7 −1 lib/Target/X86/X86.td
+10 −1 lib/Target/X86/X86AsmPrinter.cpp
+8 −4 lib/Target/X86/X86DomainReassignment.cpp
+103 −116 lib/Target/X86/X86ISelLowering.cpp
+4 −1 lib/Target/X86/X86IntrinsicsInfo.h
+11 −57 lib/Target/X86/X86RetpolineThunks.cpp
+17 −2 lib/Transforms/InstCombine/InstCombineSelect.cpp
+7 −7 lib/Transforms/Scalar/LICM.cpp
+144 −72 lib/Transforms/Utils/LoopUtils.cpp
+14 −4 lib/Transforms/Vectorize/LoopVectorize.cpp
+1 −3 test/Bitcode/compatibility-3.6.ll
+1 −3 test/Bitcode/compatibility-3.7.ll
+2 −6 test/Bitcode/compatibility-3.8.ll
+2 −6 test/Bitcode/compatibility-3.9.ll
+2 −6 test/Bitcode/compatibility-4.0.ll
+2 −6 test/Bitcode/compatibility-5.0.ll
+131 −0 test/CodeGen/AArch64/GlobalISel/fp16-copy-gpr.mir
+75 −13 test/CodeGen/AArch64/GlobalISel/select-insert-extract.mir
+34 −0 test/CodeGen/AMDGPU/smrd.ll
+46 −0 test/CodeGen/PowerPC/pr36292.ll
+0 −53 test/CodeGen/X86/avx512-intrinsics-fast-isel.ll
+0 −14 test/CodeGen/X86/avx512-intrinsics-upgrade.ll
+15 −0 test/CodeGen/X86/avx512-intrinsics.ll
+96 −0 test/CodeGen/X86/avx512-mask-op.ll
+130 −241 test/CodeGen/X86/avx512bw-intrinsics-fast-isel.ll
+0 −40 test/CodeGen/X86/avx512bw-intrinsics-upgrade.ll
+49 −0 test/CodeGen/X86/avx512bw-intrinsics.ll
+7 −0 test/CodeGen/X86/clwb.ll
+272 −167 test/CodeGen/X86/domain-reassignment.mir
+14 −0 test/CodeGen/X86/inline-asm-modifier-V.ll
+20 −0 test/CodeGen/X86/pr36553.ll
+24 −24 test/CodeGen/X86/retpoline-external.ll
+42 −0 test/CodeGen/X86/retpoline-regparm.ll
+5 −9 test/CodeGen/X86/retpoline.ll
+3 −3 test/DebugInfo/X86/dbg-value-inlined-parameter.ll
+141 −0 test/DebugInfo/X86/live-debug-vars-discard-invalid.mir
+8 −0 test/MC/AsmParser/inline_macro_duplication.ll
+5 −0 test/MC/X86/x86-64.s
+17 −0 test/Transforms/InstCombine/pr36362.ll
+1 −1 test/Transforms/LoopVectorize/pr30654-phiscev-sext-trunc.ll
+1 −1 test/Transforms/LoopVectorize/pr35773.ll
+35 −2 test/Transforms/LoopVectorize/reduction-small-size.ll
+2 −2 test/Transforms/LoopVectorize/vect-phiscev-sext-trunc.ll
+1 −1 test/tools/llvm-config/system-libs.windows.test
2 changes: 1 addition & 1 deletion src/rustllvm/llvm-rebuild-trigger
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
# If this file is modified, then llvm will be (optionally) cleaned and then rebuilt.
# The actual contents of this file do not matter, but to trigger a change on the
# build bots then the contents should be changed so git updates the mtime.
2018-02-09
2018-03-06

0 comments on commit 04eaefb

Please sign in to comment.