Skip to content
View stiggy87's full-sized avatar

Block or report stiggy87

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. ZynqBTC ZynqBTC Public archive

    A Bitcoin miner for the Zynq chip utilizing the Zedboard.

    VHDL 100 37

  2. source_to_inst source_to_inst Public

    This is a TCL script that will take in Verilog and VHDL files and generate an instantiation template appropriately for the user to use in their design.

    Tcl 10 2

  3. Project_Kirov Project_Kirov Public archive

    Autonomous Blimp/Zeppelin for Sparkfun AVC

    Prolog 3

  4. migen migen Public

    Forked from m-labs/migen

    A Python toolbox for building complex digital hardware

    Python 3

  5. adept_tcl adept_tcl Public

    TCL package written to handle the some of the file export capabilities found in Jim Wu's ADEPT software (https://sites.google.com/site/adepthome/home).

    Tcl 2

  6. pfSenseZ pfSenseZ Public

    pfSense ported to the Zedboard (can be adapted to work on any Zynq chip)

    1