This repository contains the initial proposal for a RISC-V extension to enable new instructions that load/store 2*XLEN bits of data into/from pairs of registers.
NOTE: This repository has now been deprecated in favor of the fast-track extension that can be found here: https://github.com/riscv/riscv-zilsd