Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Fix issues when trying to parameterize Verilog modules #945

Open
wants to merge 2 commits into
base: master
Choose a base branch
from
Open
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
5 changes: 4 additions & 1 deletion vunit/test/bench_list.py
Original file line number Diff line number Diff line change
Expand Up @@ -45,7 +45,10 @@ def _add_test_bench(self, test_bench):
self._libraries[test_bench.library_name][test_bench.name] = test_bench

def get_test_bench(self, library_name, name):
return self._libraries[library_name][name]
try:
return self._libraries[library_name][name]
except KeyError:
return self._libraries[library_name][name.lower()]

def get_test_benches_in_library(self, library_name):
return list(self._libraries.get(library_name, {}).values())
Expand Down
2 changes: 0 additions & 2 deletions vunit/ui/library.py
Original file line number Diff line number Diff line change
Expand Up @@ -486,8 +486,6 @@ def test_bench(self, name):
:returns: A :class:`.TestBench` object
:raises: KeyError
"""
name = name.lower()

return TestBench(self._test_bench_list.get_test_bench(self._library_name, name), self)

def get_test_benches(self, pattern="*", allow_empty=False):
Expand Down
Loading