Skip to content
This repository has been archived by the owner on Nov 22, 2023. It is now read-only.

occamy: Add SRAM capabilities #141

Merged
merged 2 commits into from
May 24, 2021
Merged

occamy: Add SRAM capabilities #141

merged 2 commits into from
May 24, 2021

Conversation

zarubaf
Copy link
Contributor

@zarubaf zarubaf commented May 24, 2021

  • Wrapper around the single port SPM to insert register slices (to ease timing of this relatively slow and large SRAM).
  • Optional ECC bits in case we decide to add ECC functionality later.

@zarubaf zarubaf requested a review from niwis as a code owner May 24, 2021 11:28
- Wrapper around the single port SPM to insert register slices (to ease
  timing of this relatively slow and large SRAM).
- Optional ECC bits in case we decide to add ECC functionality later.
@zarubaf zarubaf merged commit 67e77a5 into master May 24, 2021
@zarubaf zarubaf deleted the feature/extend-spm branch May 24, 2021 14:22
paulsc96 added a commit that referenced this pull request Aug 9, 2022
Update code from upstream repository https://github.com/pulp-
platform/common_cells.git to revision
ef4210009a534cffd0744e981b15e43e7f42c6d6

* CHANGELOG.md: Cleanup (Paul Scheffler)
* README.md: Add `addr_decode_napot` (Paul Scheffler)
* cleanup: Properly derive `addr_decode_napot` from `addr_decode`
  (Paul Scheffler)
* Add `addr_decode_napot` (Florian Zaruba)
* Exclude cb_filter from vivado IP packager projects (#148) (Paul
  Scheffler)
* rstgen_bypass: Use glitch-free `tc_clk_mux` muxes (#147) (Paul
  Scheffler)
* Remove `program` blocks from testbenches for VCS compatibility
  (#146) (Paul Scheffler)
* Add stream_fifo_optimal_wrap (#142) (Thomas Benz)
* FuseSoC: Fix IP version (#143) (Hossein Askari)
* id_queue: Fix toolproblems (#138) (Samuel Riedel)
* Update fusesoc manifest file (#141) (Davide Schiavone)
* Update src_files.yml (#137) (glaserf)
* Release v1.24.1 (Nils Wistoff)
* src_files.yml: Fix typo (#136) (glaserf)
* Fix: File name error in Bender.yml (#135) (Michael Rogenmoser)

Signed-off-by: Paul Scheffler <paulsc@iis.ee.ethz.ch>
paulsc96 added a commit that referenced this pull request Aug 9, 2022
Update code from upstream repository https://github.com/pulp-
platform/common_cells.git to revision
ef4210009a534cffd0744e981b15e43e7f42c6d6

* CHANGELOG.md: Cleanup (Paul Scheffler)
* README.md: Add `addr_decode_napot` (Paul Scheffler)
* cleanup: Properly derive `addr_decode_napot` from `addr_decode`
  (Paul Scheffler)
* Add `addr_decode_napot` (Florian Zaruba)
* Exclude cb_filter from vivado IP packager projects (#148) (Paul
  Scheffler)
* rstgen_bypass: Use glitch-free `tc_clk_mux` muxes (#147) (Paul
  Scheffler)
* Remove `program` blocks from testbenches for VCS compatibility
  (#146) (Paul Scheffler)
* Add stream_fifo_optimal_wrap (#142) (Thomas Benz)
* FuseSoC: Fix IP version (#143) (Hossein Askari)
* id_queue: Fix toolproblems (#138) (Samuel Riedel)
* Update fusesoc manifest file (#141) (Davide Schiavone)
* Update src_files.yml (#137) (glaserf)
* Release v1.24.1 (Nils Wistoff)
* src_files.yml: Fix typo (#136) (glaserf)
* Fix: File name error in Bender.yml (#135) (Michael Rogenmoser)

Signed-off-by: Paul Scheffler <paulsc@iis.ee.ethz.ch>
colluca pushed a commit to pulp-platform/occamy that referenced this pull request Aug 19, 2023
* common_cells: Add SRAM wrapper

* occamy: Add SRAM capabilities

- Wrapper around the single port SPM to insert register slices (to ease
  timing of this relatively slow and large SRAM).
- Optional ECC bits in case we decide to add ECC functionality later.
Sign up for free to subscribe to this conversation on GitHub. Already have an account? Sign in.
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant