x1_not

Jump to bottom

DSPsandbox edited this page Oct 31, 2019 · 8 revisions

Description

Logic NOT gate.

Ports

Name	Direction	Width	Comment
in	Rx	1 bit
out	Tx	1 bit	out= ! in

Pipeline latency (clk @ 125 MHz)

1 clk cycle.

VHDL