x32_delay1Clk

Description

1 clk DELAY.

Ports

Name	Direction	Width	Comment
in	Rx	32 bit
out	Tx	32 bit

Pipeline latency (clk @ 125 MHz)

1 clk cycle.

VHDL

x32_delay1Clk.vhd